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Abstract
Network simulation with bit-accurate modeling of modulation, coding and
channel properties is typically computationally intensive. Simple link-layer models
that are frequently used in network simulations sacrice accuracy to decrease simu-
lation time. We investigate the performance and simulation time of link models that
use analytical bounds on link performance and bit-accurate link models executed in
Graphical Processing Units (GPUs). We show that properly chosen analytical bounds
on link performance can result in simulation results close to those using bit-level sim-
ulation while providing a signicant reduction in simulation time. We also show that
bit-accurate decoding in link models can be expedited using parallel processing in
GPUs without compromising accuracy and decreasing the overall simulation time.
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Chapter 1
Introduction
Ad hoc radio networks are widely used to provide reliable communication in
environments that lack physical communication infrastructure. The need for increased
eciency in the use of the limited radio spectrum and the desire for a wider range of
services in wireless networks stimulates ongoing research into the development of pro-
tocols that provide greater spectral eciency, increased end-to-end throughput, and
a better quality of service in ad hoc radio networks. Both research and development
require thorough testing of the various protocols, radio communication techniques,
and applications under consideration in a wide range of realistic operating conditions.
The diculty and cost of achieving wide-ranging testing of a radio network
with hardware prototypes dictates extensive use of network simulation as a tool for
characterizing the performance achieved in the network. A well-designed network
simulation with an accurate bit-level model of each radio communication link in the
network can reect the behavior of the actual network with high delity. The com-
ponents of each link include the format of its radio transmissions, the properties of
the radio channel, and the architecture and algorithms in its radio receiver.
Unfortunately, this level of delity comes at the cost of a complicated link
1
model which can result in extremely long simulations to obtain the desired per-
formance data. (The most computationally intensive part of an accurate bit-level
link model is frequently the implementation of the decoding algorithm for the error-
correction code used in the link transmission.) The network simulation time can be
reduced substantially if a link model of low complexity is used instead, but the time
savings comes at the cost of reduced accuracy in the results. This trade-o between
the delity and computation time in the simulation of an ad hoc radio network is the
focus of this dissertation, with particular attention paid to the choices in modeling
the radio links of the network and in the computational platform that is used to
implement the computationally intensive decoding algorithm for the link model.
Among the simplest link models used in a wireless network simulation is the
free-space path-loss model [1]. A radio transmission results in a signal power at a
receiving node in the network which is determined based on the antenna gains at the
transmitting node and the receiving node in the direction of the communication, the
distance-dependent path-loss model used for the channel, and the distance between
the two nodes. A transmission is treated as successful within the simulation if the
received power is greater than a predened threshold. A drawback of this model is that
it does not take into account interference that might be present in the network during
the packet reception process. Alternatively, the distance between the transmitter and
the receiver can be used directly in the simulation to determine the success of a
transmission for given antenna gains and a given transmission format [2, 3]. In this
transmission range model, a transmitting node only communicates with a receiving
node that is within its \transmission range".
Another link model regularly used in wireless network simulation is the cap-
ture threshold model [4]. Unlike the free-space path loss model, this model calculates
the signal-to-interference-plus-noise-ratio (SINR) at the receiver but accounts for only
2
one interferer at a time. The SINR for each interferer is calculated separately and
successful reception of a packet is only conrmed if all the SINRs are greater than
a designated threshold. This model is implemented in the ns-2 discrete-event net-
work simulator [5], and research focused on higher-layer protocols that uses ns-2 as
a network simulation tool often uses the default capture threshold model [6{8]. A
better approach is to consider the aggregate eect of all interferers in determining the
the received signal, which in fact reects the true SINR at the receiver. The addi-
tive interference model [4] implements this by considering all the unwanted received
signals as equivalent Gaussian noise. A transmission is considered successful in this
model only if the received SINR is above a predetermined threshold. The additive
interference model is the default channel model in the ns-3 discrete-event network
simulator [9].
A more precise approach to link modeling accounts explicitly for the error-
correction coding and the corresponding decoding algorithm used in the link. This is
often the most computationally intensive part of bit-accurate link simulation, which
can be mitigated at the time of network simulation by use of a predetermined look-up
table for the probability of error at the decoder output. The look-up table is indexed
by one or a few simple link parameters, and if the index parameter provide sucient
exibility in the link scenarios that are reected, the computation time to construct
the table can be amortized over many network simulations.
The computational cost of constructing a ne-resolution look-up table in-
creases with the range of transmission formats (error-correction code, modulation
format, packet size), types of interference environment, and decoding algorithms con-
sidered in the network simulations. Consequently, the bit-accurate link model is
often replaced by a simpler model that uses the additive interference model [10{12]
with a threshold chosen according to the modulation and coding used in the system.
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Alternatively, some classes of links are amenable to analytical methods for deter-
mining a closed-form expression that gives or approximates the probability of error
in a link transmission. For example, bounds on the code-word error probability for
convolutional coding and hard-decision Viterbi decoding over an independent, iden-
tically distributed (i.i.d.) Gaussian noise channel is obtained using the rst-event
error probability [13]. Similarly, bounds on the probability of code-word error that
are applicable to soft-decision Viterbi decoding for a broader class of Gaussian noise
channels is developed in [14]. Each provides exibility in accounting for dierent
error-correction codes and packet lengths. The resulting expression can be evaluated
for each simulated link transmission as the basis for determining the outcome of that
transmission.
The development of the graphical processing units (GPU) as a tool for general-
purpose computing has helped stimulate increased interest in the use of hardware
parallel architectures for error-correction decoding. It has included investigations of
parallel implementation of Viterbi decoding for convolutional codes [15], [16], [17].
Some newer classes of error-correction codes, such as quasi-cyclic low-density parity-
check (LDPC) codes are designed specically to support a high level of parallelism in
decoding algorithms for the codes [18], [19], [20]. This introduces the possibility of
incorporating parallel processing for error-correction decoding in a network simulation
as a component of bit-accurate link modeling in order to reduce the computation time
of the simulation.
The rst part of this dissertation is focused on bit-accurate simulation of
Viterbi decoding of a convolutional code and approximations of the resulting error
probability using various analytical bounds. We analyze the eects of the resulting
link models on the accuracy of the simulation of a small ad hoc radio network. GPU-
based parallel processing of the Viterbi decoder and its implementation in the network
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simulation is also examined. The analysis of link models and parallel processing is
extended to their use in the simulation of a large ad hoc radio network as well. In
the second part of the dissertation, the same questions are addressed for a network in
which LDPC codes are used in the link transmissions. GPU-based parallel implemen-
tation of a decoder for LDPC codes and its incorporation into a network simulation is
considered. The simulation tool ns-3 along with the external library it++ [21] is used
for all the network simulations, together with custom-developed modules for some of
the link-layer models.
The remainder of the report is organized in the following manner. A review
of related research is presented in Chapter 2. Chapter 3 describes the system and
channel considered in the dissertation. Chapter 4 is focused on the use of o-line
generated look-up tables of the probability of code-word error with Viterbi decoding
for convolutional codes and a decoding algorithm for LDPC codes. In Chapter 5,
the performance of the Viterbi decoder and its approximations using dierent types
of analytical bounds is studied. Chapter 6 and 7 address parallel implementation of
Viterbi decoding and its incorporation into ns-3. The various link models with Viterbi
decoding are considered in the context of the large network in Chapter 8. Parallel
decoding of LDPC codes and its implementation in ns-3 is presented in Chapters 9
and 10. And summary of conclusions from the research is presented in Chapter 11.
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Chapter 2
Literature Review
Earlier studies on network layer research and scheduling algorithms did not
emphasize a lot on the channel models and interference present in the network. Since
detailed channel and interference models have higher complexity, these research only
focused on the network layout to design scheduling algorithm widely known as graph
based scheduling [22], [23], [24]. These algorithms provide transmission and schedul-
ing using the graph based approach that completely avoids secondary interference
in the network i.e. interference from other transmitters present nearby. Eventually
new research popularized the concept of interference-based scheduling that includes
interference present in the network to build more realistic scenarios. The dierence
in performance using a graph based scheduling and a new scheduling that uses full
knowledge of the interference environment is shown in [25]. The interference model
computes the signal-to-interference ratio and adds an extra condition for the received
SIR to be greater than a threshold before allowing a set of links to transmit simul-
taneously. It concludes that by acknowledging the interference in the network, the
new scheduling can avoid poor channel conditions that results in better network per-
formance compared to the graph-based scheduling. In [26], the performance of a
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graph-based scheduling algorithm on two dierent physical layer models namely the
Protocol Interference Model and Physical Interference Model is compared to show how
its performance deteriorates if a channel model that accounts for network interference
is used.
Newer network layer research use more developed interference models to cal-
culate the received SINR for more accurate results as seen in [27] and [28]. However,
these models assume communications are perfect if the received SINR is greater than
a predened threshold. More precise results can be obtained if the received SINRs
are used to probabilistically determine if packets are received correctly or not, based
on the physical and link layers of the system. The importance of using accurate
physical layer models in wireless network simulations and uses a statistical approach
to develop empirical models for mobile wireless networks based on several eld ex-
periments is discussed in [29]. Similarly, the dierences in system performance when
using ecient simple models to a more computationally complex yet comprehensive
models like SIRCIM [30] is detailed in [31]. It emphasizes on the use of accurate
physical layer models that uses bit error rates for packet reception in wireless net-
work research and also presents ideas on parallel executions using scalable simulation
library GloMoSim [32]. An even more detailed discussion on the necessity of accurate
physical layer modeling of MANETs is given in [33]. It also compares the performance
of GloMoSim with ns-2.
Network simulators provide a convenient tool to simulate and examine wire-
less network protocols and applications. OPNET [34], network simulator 1, 2 and 3,
OMNET++ [35], GloMoSim, QualNet are some well known wireless network simu-
lators. Over the years network simulators have also seen development both in terms
of complexity and accuracy. Simulators like ns-3, OMNET++, OPNET, GloMoSim
have comprehensive interference and physical layer models. These simulators also
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have BER based signal reception along with SNR threshold based reception. How-
ever, they don't have bit-accurate implementation of link-layer models. Some of
them though have link layer models that use tables with packet error probabilities
for the link layer codes used, as shown in [36]. There have been studies to obtain
alternate ways to model the link-layer codes used without having to use tables or en-
coders and decoders in the network simulation [13]. The research provides an upper
bound on the code-word error probability for convolutional coding and hard-decision
Viterbi decoding over an independent, identically distributed (i.i.d.) Gaussian noise
channel. The upper bound obtained here can be easily implemented in a wireless
network simulator to carry out packet reception based on packet error probabilities
of the link-layer codes used. Similarly, upper bounds on the probability of code-word
error to soft-decision Viterbi decoding for Gaussian noise channels is developed in
[14] and bounds on Viterbi decoding in direct-sequence code-division multiple-access
(DS-CDMA) systems using binary convolutional coding, quaternary modulation with
quaternary direct-sequence spreading is developed in [37]. These bounds can also be
directly applied in the network simulators available.
The straightforward way to use bit-accurate link-layer models is to implement
bit-accurate decoders in network simulation. However, the large simulation time re-
quired by link-layer decoders discourage users to include them in network simulators.
There have been various researches to accelerate link-layer decoders. The idea of
parallely decoding Convolutional codes in software dened radio using GPUs is in-
troduced in [15]. It shows that Viterbi decoders can be sped up by carrying out the
calculations of each state in parallel by assigning the calculations of each state to a
single thread. The same parallel decoding is further accelerated in [16] by the tiled
Viterbi decoding algorithm (TVDA). TVDA divides each block of received words into
multiple chunks and carries out parallel Viterbi decoding as shown in [15] for each
8
of the chunk in parallel. After the calculations, the results from individual chunks
are merged to obtain a surviving path from the trellis. Another version of paral-
lel decoding of Viterbi codes referred to as the parallel block-based Viterbi decoder
(PBVD) implemented in CUDA is presented in [17]. The PBVD algorithm also di-
vides the received words into multiple chunks and carries out computations in the
individual chunks independently. The nal merging step is not required in this algo-
rithm. Similarly parallel decoding of LDPC codes have also been a topic of interest
as LDPC codes are widely used in wireless network communications. The parallel
version of the belief propagation algorithm for decoding LDPC codes is presented in
[19]. Similarly a scalable and exible implementation of LDPC decoder on a GPU
is shown in [20]. Furthermore, the turbo decoding message passing algorithm, which
is a form of layered belief-propagation algorithm is parallelized in [18]. It uses the
oset-min-sum TDMP algorithm to decode quasi-cyclic LDPC codes in parallel using
stream processors.
9
Chapter 3
System Description
We consider two ad hoc radio networks as examples for the numerical results in
this dissertation. The rst network consists of four nodes with static single-hop routes
and a single non-coordinated source of interference. The network is referred to as the
small network, and it provides a simple scenario for gaining insights into the network-
level tradeos provided by the use of dierent methods of link-layer modeling and
simulation. The inter node distances in the small network are selectable parameters
which permit the identication of extremal conditions in the tradeos.
The second network contains 64 nodes and employs dynamic multiple-hop
routing. It is referred to as the large network. The performance of the large network
for dierent methods of link-layer modeling and simulation permits a comparison of
the tradeos among the dierent approaches when they are applied to the simulation
of an ad hoc radio network of practical interest. Performance results for each network
are obtained by simulating the network in ns-3 [9].
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3.1 Small network
The topology of the small network is shown in Figure 3.1. Network nodes A, B,
C, and D are placed at the corners of a rectangle. Node A generates packets directed
to node C at a xed rate. The data ow from node A to node C is referred to as ow
1. Similarly, node B generates packets for node D at a xed rate, and the data ow
from node B to node D is called ow 2. The distance between nodes A and C is the
transmission distance, and the distance between nodes A and B is referred to as the
inter-ow distance. The transmission distance is xed at 2600 m and the inter-ow
distance is varied from 2000 m to 5000 m to analyze various network conditions. Node
E is a non-coordinated transmitter (i.e., a jammer) located on the line that is the
perpendicular bisector of the line joining nodes A and B. If the line connecting nodes
A and B is considered as the x-axis and its perpendicular bisector is considered as
the y-axis, the location of node E can be expressed in Cartesian coordinates as (0; y).
All distances are expressed in meters, and the network performance is considered for
dierent values of the transmission distance and the inter-ow distance and for two
values of y.
The network nodes use the 802.11b [38] protocol with a maximum data-symbol
rate of 1 Mbps for both data and control messages. Nodes A and B transmit data
packets of size 2016 bytes which convey information from a constant-bit-rate source in
each of the two nodes. (Each source is implemented in the simulation by a constant-
bit-rate generator available in ns-3.) The data rate of each of the two sources, referred
to as the data generation rate, can be varied to generate data at a specied bit rate
up to the maximum. The media access control (MAC) sub-layer [39] is congured in
ad hoc mode [40]; so that each node is capable of operating as a router and is able to
both transmit and forward data packets. The nodes in the simulation for the small
11
network contain a trivial network layer, however, so that no dynamic routing occurs
in the example scenarios. The nodes use UDP [39] at the transport layer.
The ad hoc mode of the 802.11b MAC sub-layer uses an \RTS/CTS" protocol
in which the link's data source node transmits a Ready-to-Send (RTS) control packet
addressed to its intended link destination mode to request reservation of the destina-
tion's attention for a subsequent data packet transmission. If the intended destination
replies with a Clear-to-Send (CTS) control indicating it is available to receive a data
transmission, the source node transmits a data (DATA) packet addressed to the des-
tination node. If the destination node acquires the data packet, successfully detects
the data payload of the packet, and conrms that it is the intended recipient of the
packet, it returns an acknowledgment (ACK) packet to the data source node. The
CTS packet is also detected by third-party nodes in the network. It allows them to
recognize that a subsequent data packet transmission is imminent; thus, it serves the
additional function of reserving the channel in the local area of the intended destina-
tion for the duration of the packet data transmission. The control packet and data
packet transmissions are unslotted.
In the physical layer of each network node, the received word (i.e., symbol-
rate samples) for each data or control packet that is acquired are decoded based on
the system's error-correction code. If the received word is not decoded correctly,
the packet is ignored. Each successfully detected physical-layer packet payload is
forwarded to the MAC sub-layer. The MAC sub-layer determines the MAC packet
type and its addressed destination. Each data and control packet not addressed to
the current node is used to update the node's network allocation vector (NAV) and
then dropped, but the MAC-layer payload of a data packet addressed to the node is
passed to the next higher protocol layer. Each control packet addressed to the current
node is utilized in the MAC sub-layer as described in the previous paragraph.
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In the physical layer of the node, an error-correction code is used to encode
each data or control packet in a single code word per packet. Two codes are con-
sidered here: the NASA standard rate-1/2, convolutional code [41] and the WiMax
standard rate-1/2, (2304,1152) low-density parity-check (LDPC) code [42]. Since
powerful LDPC codes of an appropriate length are not available for the (short) con-
trol packets, the convolutional code is used to encode the control packets even if the
data packets are encoded with the LDPC code. The physical layer also follows the
802.11b protocol with a few changes. Instead of dierential binary phase-shift keyed
(dierential BPSK) modulation, coded data bits are transmitted using BPSK direct-
sequence spread-spectrum (DS/SS) modulation with a spreading factor of NS = 22.
All transmissions occur with the same power.
The jammer, node E, uses a time-slotted transmission of data packets in time
slots of 3 s duration. The jammer is transmitting or silent in each of the sequence of
time slots according to a sequence of independent, identically distributed Bernoulli
random variables with a transmission probability p (the interference probability). The
transmitter power for the jammer is 8 dB more than the transmitter power for other
nodes in the network. The transmissions of node E use the same packet format
as the data packets transmitted by the network nodes. Node E does not transmit
802.11b control packets, and its transmissions are not addressed to any of the network
nodes. As p is increased, the four network nodes experience an increased probability of
interference from the jammer. Besides p, the location y of node E can also be changed
along the perpendicular bisector to alter the interference power at the network nodes.
The free-space channel is modeled by the Friis propagation equation [43]. Both
thermal noise with power spectral density N0
2
and interference from other transmis-
sions aect the received signal. The interference power at a receiver from either the
jammer or other network nodes (or both) may vary within the reception interval of
13
Figure 3.1: 5 node wireless ad hoc network.
a packet since the transmissions of the nodes are asynchronous. Thus, the received
signal-to-interference-plus-noise ratio (SINR) is not necessarily constant throughout
the packet reception interval. At a given time instant, with either rate-1/2 code, the
received SINR at node j for the ow from node i to node j is given by
SINRi;j =
2PiNsTc
(N0 +
P
8k 6=i;j PkTc)
where Pk is the power received from node k and Tc is the chip duration of the DS/SS
transmission. In the small network simulation, the transmitter powers for the network
nodes are chosen such that the received signal to noise ratio (SNR) at transmission
distance = 2600 m is 12.022 dB when there is no interference from neighboring nodes
and the jammer node.
The receiver in each network node uses a coherent, matched-lter detector
with the optimal sampling time for each symbol. Each received word is decoded at
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the physical layer and passed to the MAC sub-layer. The throughput of each ow
is measured in the MAC sub-layer. Soft-decision Viterbi decoding [44] is used for
decoding each received word if the physical layer uses the convolutional code, and the
turbo-decoding message-passing (TDMP) algorithm [18] is used for decoding each
received word if the physical layer uses the LDPC code.
3.2 Large network
The 64 nodes of the large network are arranged on a grid of 8 rows by 8
columns as shown in Figure 3.2. The horizontal distance between two adjacent nodes
is xed at 900 m and the vertical distance is varied from 1300 m to 1350 m in order to
vary the received signal power. The Optimized Link State Routing (OLSR) protocol
[45] is used in the network layer to enable packet forwarding with dynamic multiple-
hop routing. The transport-layer protocol, the data link layer protocol (including the
MAC sub-layer protocol), and the physical-layer protocol options are the same for
the nodes in the large network as for the network nodes in the small network.
In the examples considered here, the performance metrics focus on one data
ow (the main ow), a UDP connection between two widely separated nodes which
employs a dynamic route that spans multiple hops at each point in time. The main
ow's source node generates packets at a very high rate and therefore always has a
packet to transmit to the destination node. The other data ows in the network are
UDP connections between two nodes that are either horizontally adjacent or vertically
adjacent in the rectangular array of nodes. The route for each one thus nominally
consists of a single hop. They are considered as interfering ows to the main ow.
The locations of the interfering ows are chosen such that they have minimal
eect on the RTS/CTS transmissions in the main ow, but the multiple-access in-
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Figure 3.2: 64 node ad hoc radio network.
terference may have a signicant eect on the reception of data packets in the main
ow. Each source node for an interfering data ow generates packets according to a
time-slotted packet generation schedule with 3 seconds slots, and it generates a single
packet at the start of a slot with a probability of q. (The sources of the interfering
ows are not synchronized so that the slot boundaries of their respective generation
schedules are randomized.) If q = 0, none of the source nodes in the interfering ows
generate packets over the entire simulation period and if q = 1, each source node
generates a packet in each of its packet-generation slots. Thus, q is proportional to
the average interference power a node in the main ow encounters and is referred to
as the interference activity probability. (Note that the slotted structure applies only
to packet generation for the given interfering data ow; the MAC protocol used in
each node employs unslotted channel access.)
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link layer code minimum
hops in
main
ow
main ow interfering ows
convolutional code
3 node 1 ! node 28 3! 2, 41! 33, 45! 37
4 node 1 ! node 37 4 ! 3, 41 ! 33, 43 ! 35,
13 ! 21, 16 ! 24, 58 ! 50,
60! 52, 63! 55
5 node 1 ! node 46 4 ! 3, 41 ! 33, 43 ! 35,
13 ! 21, 16 ! 24, 58 ! 50,
64! 56, 7! 6
LDPC code
3 node 1 ! node 4 43 ! 35, 45 ! 37, 41 ! 33 ,
17! 9, 42! 34
4 node 1 ! node 5 25 ! 17, 28 ! 20, 32 ! 24,
41! 33
5 node 1 ! node 6 25 ! 17, 28 ! 20, 32 ! 24,
43! 35
Table 3.1: Main ow and interfering ows in the large network for various scenarios.
In the dissertation, we simulate various network scenarios changing the source-
destination pairs of the main ow and the interfering ows in the large network for the
two dierent error-correction codes used. Table 3.1 shows the source and destination
nodes of the main ow and interfering ows for the various simulation scenarios
considered.
Instead of the Friis propagation model, the log-distance path-loss model [1]
with three distance elds is used with the large network. (It is available as a standard
model in ns-3.) The model divides the entire range of reception into near, middle and
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far distance elds and calculates the path loss in dB as
L =
8>>>>>>><>>>>>>>:
0 d < d0
L0 + 10 n0 log10

d
d0

d0  d < d1
L0 + 10 n0 log10

d
d0

+ 10 n1 log10

d
d1

d1  d < d2
L0 + 10 n0 log10

d
d0

+ 10 n1 log10

d
d1

+ 10 n2 log10

d
d2

d2  d
where, L is the total path loss in dB, d is the distance between transmitter and
receiver in meters, d0, d1, d2 are the distance elds in meters, n0, n1, n2 are the path
loss distance exponent for each eld and L0 is the reference path loss. The default
values of the parameters used in the simulation are: d0 = 1 m, d1 = 200 m, d3 = 500
m, n0 = 1:9, n1 = n2 = 3:8, L0 = 46:47 dB.
3.3 Approximations considered in the simulations
The dissertation includes consideration of several approximations to the prob-
ability of error in the detection of a code word at the receiver of a packet transmission,
some of which are addressed in greater detail in subsequent chapters. Simulation di-
agnostics demonstrates that failure of packet acquisition at the receiver is a negligible
factor in the network performance with 802.11b packet format and receiver considered
here; thus, the presence of an acquisition preamble in the transmitted packet and the
occurrence of acquisition failures at the receiver are neglected in the simulations. Sim-
ilarly, the eects of symbol-timing error and carrier (phase and frequency) reference
errors at the receiver are ignored. Furthermore, the (potentially) time-varying power
of multiple-access interference during the reception of a packet is accounted for by
approximating the mixed-distribution interference by a stationary Gaussian interferer
with power equal to the average power of the mixed-distribution interference over the
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interval of the packet [14]. The stationary Gaussian approximation to multiple-access
interference is utilized in three approximations to the probability of code-word de-
tection error if the link is employing convolutional coding with soft-decision Viterbi
decoding.
The rst of the decoder performance approximations, the tighter concave-
Cherno bound [14], provides an upper bound on the probability of code-word error
under the stationary Gaussian approximation. The second of these uses the integral
form of the concave bound [14] (also referred to as the concave-integral bound), which
yields a tighter upper bound on the probability of code-word error than does the
tighter concave-Cherno bound. With either approximation, a Bernoulli trail is con-
ducted for each packet transmission with a probability of packet error equal to the
probability of code-word error determined by the corresponding bound. The third
decoder performance approximation is an SINR-threshold based model in which re-
ceived packets are assumed to be detected correctly if the received SINR is greater
than a predetermined threshold  but detected incorrectly otherwise.
A well-chosen cyclic redundancy check (CRC) outer code in the packet format
and a corresponding outer CRC decoder in the receiver results in a negligible prob-
ability of undetected code-word error. While the presence of the CRC encoder and
decoder is not incorporated into the simulations, it is assumed that each code-word
error at a receiver results in a known decoder failure, allowing the MAC layer to react
accordingly.
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Chapter 4
Link Modeling with O-Line
Decoder Simulation
The highest delity model of a link transmission in a network simulation em-
ploys (on-line) bit-level simulation of the detection of each transmission on each link.
The approach uses a simulation-generated sample outcome for each receiver symbol-
rate statistic for each transmission based on the transmission format, the type of
symbol-rate detection employed in the receiver, and the probabilistic model of the
underlying communications environment (i.e., the channel) for each link. It also em-
ploys bit-accurate implementation of error-correction decoding.
On-line bit-accurate simulation reects the eect of correlation among the re-
ceiver statistics for a given transmission. In those instances when it is signicant, the
simulation can also be designed to reect correlation among the receiver statistics for
distinct transmissions on the link and among the statistics for transmissions on dier-
ent links. It permits great exibility in examining the performance of the network in
dierent topologies and propagation and interference environments and with dierent
transmission formats (such as dierent packet sizes, error-correction codes, and mod-
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ulation formats) and dierent receiver algorithms. The high delity and modeling
exibility of on-line bit-accurate simulation is achieved at a high computational cost,
however.
The other end of the spectrum in terms of the computational cost at the time
of network simulation occurs with the use of a look-up table indexed by the values of
key link parameters to determine the probability of error in given a transmission. The
probability of error is then employed as the parameter of a Bernoulli random variable,
and a pseudo-random outcome for the random variable determines the success or
failure of the transmission. This method is referred to as O-line Tabular simulation
of link transmissions. Each use of the look-up table determines the outcome for
a single link transmission with minimal computation during a network simulation,
but at the cost of extensive o-line link simulation to build the table. Furthermore,
the delity it provides within the network simulation is constrained by the tradeo
between the number of parameters required for high-delity modeling of the possible
link conditions and the computation required to build the table.
In this chapter, we consider o-line tabulation of transmission error proba-
bilities and compare the accuracy of the network simulation results that they yield.
(Accuracy is measured by comparison with the results obtained using bit-accurate
on-line simulation.) Specically, within the context of the network model dened in
Chapter 3, we consider o-line tabulation of the probability of code-word error at the
output of the decoder in a link. The channel of each link for a given transmission is
determined by the xed path loss of the link and the interference eects on dierent
receiver statistics for the transmission.
The unslotted MAC protocol results in asynchronous interference with the
desired packet transmission so that the SINR varies among the statistics for the
transmission. We consider the eects of the time-varying SINR at the receiver within
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the detection interval of the packet, which implicitly results in the network simulation
accounting for the time-varying correlation of the interference among dierent links
in the network. (The secondary eects of the phase oset and symbol-timing oset
of the interferers relative to the desired signal are approximated by averaging their
eects in the simulation of each link.)
The variation in the SINR for a single link transmission is simulated exactly
in the reference bit-accurate on-line simulation results. Accounting for the variation
exactly in the o-line tabular method would require a table of dimensionality equal
to the number of code symbols in the code word contained in the packet, or at least
several dimensions to reect the collection of time instances within the packet interval
in which the SINR changes and the SINR within each such interval. This would result
in both a large multi-dimensional look-up table and large o-line computation time
to populate the table, thus reducing some of the benets of the approach. Instead,
we consider o-line tabular simulation that uses the stationary Gaussian approxima-
tion to a mixed-distribution channel [14] in which the average received SINR during
the packet interval is assumed to exist throughout the interval, thus reducing the
dimensionality of the look-up table to one for a given combination of packet size,
error-correction code, modulation format, and receiver algorithms.
4.1 Stationary approximation of a mixed-distribution
channel
The stationary Gaussian approximation to a mixed-distribution channel is an
independent, identically distributed Gaussian noise channel with a variance that is
equal to the average interference variance over the entire packet interval for the time-
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varying interference channel it is used to approximate. If a packet transmission is
divided into J interference epochs such that each epoch has a constant received SINR
and the noise variance for the ith epoch is Ni
2
, the average noise variance for the
received packet is given by
Var(~ni) =
JX
i=1
i
Ni
2
where i is the fraction of the transmission time occupied by the i
th epoch. The ap-
proximation can have varying eects on the probability of code-word error depending
on the error-correction code. In this section, the accuracy of the stationary Gaus-
sian channel approximation is investigated for the NASA-standard convolutional code
and the WiMax-standard (2304, 1152) LDPC code by comparing their performance
in a mixed-distribution Gaussian channel to their performance in the approximating
stationary Gaussian channel. A single transmitter and receiver are considered.
In the example with the convolutional code, a data packet of size 7800 bits is
encoded then interleaved using a pseudo-random interleaver [46] prior to modulation
and transmission. In the example with the LDPC code, a data packet of size 1152
bits is encoded so that each packet consists of a single LDPC code-word. The code
symbols are transmitted without interleaving. The channel consists of two Gaussian
noise epochs, each spanning 50% of the transmission duration. The noise variance in
the rst epoch is N0
2
, and in the second epoch it is N0. The mixed Gaussian channel
is approximated using a stationary Gaussian channel with the noise variance
N
2
=
1
2
N0
2
+
1
2
N0 =
3
2
N0
2
:
The received word for each packet containing a convolutional code word is de-interleaved
prior to decoding.
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The performance of the system using the convolution code and Viterbi decod-
ing is shown in Figure 4.1 for both the mixed-distribution channel and its stationary
Gaussian approximation. Performance is shown as the probability of code-word error
at the output of the decoder, and it is shown as a function of the signal-to-noise ratio
Eb
N0
at the receiver (where Eb is the energy per bit of information at the receiver).
The probability of code-word error in the mixed-distribution channel is higher than
with its stationary Gaussian channel approximation for a given signal-to-noise ratio.
The dierence in performance with the two channel models does not exceed 0.25 dB
for any probability of code-word error above 4 10 4, however. Thus, the stationary
approximation somewhat underestimates the actual probability of error of the system.
The performance of the system using the LDPC code is shown in Figure 4.2.
For small values of the signal-to-noise ratio, the probability of code-word error is
similar for the two channels. As Eb
N0
increases, the performance dierence with the
two channel models also increases. As with the convolutional code, the probability
of code-word error with the LDPC code is always higher in the mixed-distribution
channel than in its approximating stationary channel. The dierence does not exceed
0.1 dB for any probability of code-word error above 4 10 4, however.
4.2 Network performance using link modeling with
o-line decoder simulation
As illustrated in the previous section, a mixed-distribution Gaussian channel
can be approximated by a stationary Gaussian channel with a penalty of at most
a few tenths of one dB in the accuracy of the link performance. The use of the
stationary channel approximation for each packet transmission allows the use of a one-
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dimensional look-up table for o-line tabular simulation of link performance instead
of the high-dimensional table that would be required with an exact model of the time-
varying interference in the networks we are considering. It results in a substantial
acceleration of the network simulation in comparison with bit-accurate on-line link
simulation. For the simulation of the small network, a single table is generated for
each packet size with error probabilities for SINR ranging from 0 dB to 6 dB with
increments of 0.1 dB.
The performance of the small network that is determined from both bit-
accurate on-line simulation and o-line tabular simulation of each transmission on
a link is shown in Figure 4.3, Figure 4.4, and Figure 4.5. The performance is mea-
sured as the MAC-layer throughput of ow 1 (which is equal to the throughput of
ow 2 due to the symmetry of the network and the equality of the data generation
rates of the two sources). Figure 4.3 shows the throughput with the two link simu-
lation methods for dierent values of the inter-ow distance if interfering node E is
located at position (0, 3052). If the data generation rate is increased from 0.1 Mbps to
1.2 Mbps for a given error-correction code, inter-ow distance, and interference prob-
ability, p, the throughput of ow 1 increases initially and then saturates at a limiting
value. The limiting value, denoted as the maximum throughput, is the maximum
achievable throughput of the link under the specied conditions. As seen in Figure
4.3, for lower values of the inter-ow distance, the throughput is heavily dependent
on the interference probability. In this circumstance, most of the packets received
while the jammer node is active are decoded in error and only the packets that are
received in the absence of a jammer signal are decoded correctly. For example, if the
inter-ow distance is 2400 m, the maximum throughput with bit-accurate decoding
decreases 85% from 0.17 Mbps to 0.025 Mbps as the interference probability is in-
creased from 0.2 to 0.9. In contrast, if the inter-ow distance is 2600 m, the maximum
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throughput decrease only 33% from 0.2 Mbps to 0.135 Mbps with the same increase
in the interference probability. It is also seen that for a given interference probability,
the maximum throughput increases as the inter-ow distance is increased. Similar
qualitative observations are obtained from the results in Figure 4.4 in which the in-
terfering node is located farther away from the four network nodes and in Figure 4.5
in which transmission use the LDPC code instead of the convolutional code.
The results in Figures 4.3, 4.4, and 4.5 illustrate that the throughput obtained
from the network simulations changes only negligibly if a single-dimensional look-up
table for the probability of code-word error is used in place of on-line bit-accurate
simulation. This occurs in spite of the modest dierence in the simulation results with
the mixed-distribution channel and its stationary approximation noted in the previous
section. Though there is an improvement in the link performance if the mixed-
distribution channel is replaced by a stationary Gaussian approximation channel, only
a fraction of the received words in the simulations encounter time-varying interference
in the scenarios considered here. And of those that do, the modest dierence in the
performance resulting from the two channel models is not sucient to signicantly
alter the overall throughput.
Further observations of interest arise from comparison of the results in the
three gures. A comparison of the results in Figures 4.3 and 4.4 illustrates that the
impact of the interferer on the network performance is sensitive to the location of the
interferer. The 10% increase in the distance of the interferer from the reference point
of the network signicantly increases the throughput for large values of the interfer-
ence probabilities and dramatically decreases the sensitivity of performance to the
interference probability. The results of Figures 4.3 and 4.5 illustrate that the greater
link robustness provided by the LDPC code in comparison with the convolutional
code similarly decreases the impact of the interferer on the throughput.
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The time required to simulate one second of network activity with on-line bit-
accurate simulation and with o-line tabular simulation is compared in Table 4.1. A
two-core 2.40 GHz Intel Xeon E5-2665 processor is used to simulate both bit-accurate
on-line simulation and o-line tabular simulation. The simulation times are shown
for the circumstance in which node E is located at position (0, 3052), the interference
probability is 0.5, and the data generation rate is 1 Mbps. It is seen that o-line
tabular simulation requires only a few tenths of a seconds to simulate one second of
network operation, whereas on-line bit-accurate decoding requires several seconds for
the networks using either error-correction code.
Link Model Inter-ow dis-
tance (m)
On-line decoder
simulation (s)
O-line decoder
simulation (s)
Convolutional code
with Viterbi
decoding
2300 4.11 0.16
2400 5.24 0.19
2500 6.93 0.30
2600 7.16 0.33
LDPC code with
TDMP decoding
2300 4.67 0.32
2400 4.68 0.25
2500 4.52 0.31
2600 5.84 0.41
Table 4.1: Time for bit-accurate simulation of one second of network activity.
The examples considered in this section indicate that the use of o-line link
simulation to build a low-dimensional look-up table for use in network simulations
has the potential to reduce network simulation time dramatically compared with
bit-accurate simulation without compromising the delity of the simulation results
signicantly. What is not accounted for in this comparison is the initial (one-time)
computational cost of building the look-up table. For either a single long simulation
run or a large number of simulations that utilize the same look-up table, the initial
computational cost is likely to be minimal compared with the savings that result. It
thus represents a good choice in this circumstance as long as a high delity in the
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network simulation results is achieved for the scenarios under investigation.
The limitations of the table look-up approach are encountered in circumstances
in which a wide range of possible link parameters may be of interest in the network
simulation, such as various choice of the packet size, error-correction code rate or
type, modulation format, signal propagation model, interference model, and type of
receiver architecture (including the decoding algorithm). In fact, variation in the
transmission parameters and the receiver algorithms is inherent in the simulation of
networks with links employing adaptive transmission protocols. A data source, the
transport-layer protocol, and the network-layer protocol may also generate packets of
many dierent sizes. In some instances, there may also be a desire to execute a large
number of relatively short network simulations using dierent models and parameters
as part of system design process or to assess the network performance under a wide
range of topologies and channels.
The generation of an o-line look-up table to cover all of these circumstances
may not be a cost-eective use of the available computational resources and may
involve time-consuming analytical evaluation to exercise sound judgement about how
to select the indexing parameters for the table. In subsequent chapters, we consider
on-line approximations that can provide greater exibility in accommodating some
types of changes in the network design parameters and the network environment. We
will make use of o-line tabular link simulations in Chapter 8, however.
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Figure 4.1: Performance with Viterbi decoding and two Gaussian channel models.
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Figure 4.2: Performance with TDMP decoding and two Gaussian channel models.
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a. On-line decoder simulation   
0 0.2 0.4 0.6 0.8 1 1.2 1.4
Th
ro
ug
hp
ut
(M
bp
s)
0
0.05
0.1
0.15
0.2
0.25
inter-flow distance=2600m
0.2
0.3
0.4
0.5
0.6
0.7
0.8
0.9
p
p
p
p
Figure 4.3: Throughput with bit-accurate and o-line table look-up Viterbi decoder
simulation, node E located at (0, 3052).
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Figure 4.4: Throughput with bit-accurate and o-line table look-up Viterbi decoder
simulation, node E located at (0, 3352).
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Figure 4.5: Throughput with bit-accurate and o-line table look-up TDMP decoder
simulation, node E located at (0, 3052).
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Chapter 5
Approximations in On-Line Viterbi
Decoder Simulation
Several closed-form expressions for an upper bound on the probability of code-
word error at the output of a Viterbi decoder have been developed for a system using
convolutional coding and binary antipodal modulation (such as BPSK modulation).
In this chapter, the tightest two such upper bounds from the literature are consid-
ered as approximations that are used in on-line determination of link transmission
outcomes in a network simulation. The closed-form expression for each bound is
evaluated with modest computation for each transmission and is applicable to an ar-
bitrary convolutional code and packet length without the need for signicant on-line
storage. Approximation of link transmission outcomes based on an SINR threshold
is also considered.
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5.1 Closed-form approximations to the probability
of code-word error
Numerous closed-form bounds have been developed for the probability of code-
word error for convolutional coding with Viterbi decoding over an additive white
Gaussian noise channel [14]. The two tightest bounds to date for a receiver using
soft-decision Viterbi decoding are the tighter concave-Cherno bound and the concave
integral bound [14]. The tighter concave-Cherno bound for code word of block length
L is given by
Pe  1  (1  Pt ch)L (5.1)
where
Pt ch = Q
 r
2dfreeEc
N0
!
exp

dfreeEc
N0

T (W )

W=exp

 Ec
N0
 :
Here, dfree is the minimum free Hamming distance of the code, Ec is the energy
per channel symbol, N0 is the noise power spectral density, and T (W ) is the path
enumerator of the code [44].
Similarly the concave integral bound for the code can be expressed in terms
of the rst-event union bound Pu as
Pe  1  (1  Pu)L (5.2)
where
Pu =
1

Z 
2
0
T (W )j
W=exp

  Ec
N0sin
2
 d:
Application of the bounds in Equations ( 5.1) and ( 5.2) requires knowledge
of the path enumerator and the minimum free Hamming distance of the code. For
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System Link model
1 bit-accurate soft-decision Viterbi decoder
2 tighter concave-Cherno bound
3 concave-integral bound
4 SINR threshold
Table 5.1: Link models for simulation systems considered.
the NASA-standard convolutional code used in the examples, T (W ) is given in [47]
and the minimum free Hamming distance is dfree = 10. Either bound is applied in
the network simulation by rst approximating the mixed-distribution by the equiv-
alent stationary Gaussian channel and then using the noise power spectral density
of the equivalent stationary channel in the expression for the bound. For each link
transmission outcome, the value of the bound is determined and used to generate an
outcome of a correspondingly weighted Bernoulli random variable.
5.2 Threshold-based approximation to the proba-
bility of code-word error
The threshold-based approximation utilizes the SINR at the receiver based on
the noise power spectral density of the equivalent Gaussian channel. For each link
transmission outcome, the SINR is compared against a preset threshold. If the SINR
exceeds the threshold, the transmission is modeled as successful in the simulation.
Otherwise, it is modeled as a failure. The threshold is determined by running the
network simulation for dierent threshold values and choosing the value that produces
results closest to the online bit-accurate simulations.
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5.3 Comparison of simulation results
The performance of the small network is simulated using bit-accurate link
simulation and each of the three approximations described in the previous sections.
The models using the dierent link models are denoted as Systems 1, 2, 3, and 4.
System 1 denotes the simulation using the bit-accurate soft-decision Viterbi decoding.
System 2 and System 3 denote the simulations using the tighter concave-Cherno
bound and concave-integral bound link approximations, respectively. And System 4
denotes the simulation employing the SINR threshold link approximation. (The SINR
threshold for System 4 is 3.2 dB in the examples.) Table 5.1 lists the four systems.
Figure 5.1 shows the throughput of ow 1 in the small network as a function of
the data generation rate in simulation Systems 1 to 4 if node E is located at position
(0, 3052). The throughput is shown for dierent values of the inter-ow distance and
two values of the interference probability, p = 0:2 and p = 0:9. For each system,
the throughput increases with either an increasing inter-ow distance or a decreasing
interference probability as is consistent with a reasonable link model.
The throughput is essentially the same in each system if the inter-ow distance
is either small or large. If the inter-ow distance is 3000 m or greater, interfering
signals from the jammer and the other network nodes are very weak at each receiver,
resulting in a large SINR at the receiver even in the presence of interference. Channel-
access contention between the two ows is moderate, and data transmissions are
successful with a fairly high probability even in the presence of the jamming signal.
Both closed-formed bounds yield an accurate approximation to the probability of
code-word error with a high SINR and thus Systems 2 and 3 yield a similar throughput
to System 1. A properly tuned SINR threshold also yields similar results with System
4.
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If the inter-ow distance is only 2300 m, in contrast, the interference probabil-
ity has a dramatic eect on the maximum throughput in each system. The maximum
throughput is limited by the signicant channel-access contention between the two
ows if the interference probability is small, and it is limited by the strong jammer
signal if the interference probability is large. Most successful data packet transmis-
sions occur only if the jammer is inactive in which case the SINR at the receiver is
large, in which circumstance the link models yield similar results. Thus the through-
put for all four systems is similar if p = 0:2. If p = 0:9, the interference precludes
signicant throughput in all four systems.
If the inter-ow distance is intermediate between 2300 m and 3000 m, however,
greater variability among the four simulation systems is observed. A data transmis-
sion occurring in the presence of jammer interference in this range of distances results
in an SINR at the receiver which is large enough to result in successful transmission
with a non-negligible probability but small enough that the two bounds substan-
tially overestimate the probability of code-word error. Consequently, the maximum
throughput determined by simulation Systems 2 and 3 is slightly lower than the
throughput determined by System 1 if the interference probability is small, and it is
much lower if the interference probability is large. If p = 0:9 and the inter-ow dis-
tance is 2400 m, the maximum throughput of System 1 is 0:025 Mbps, but the bounds
used in Systems 2 and 3 result in negligible throughput. If instead the inter-ow dis-
tance is 2500 m, the maximum throughput of System 3 is approximately one-half that
of System 1, and the maximum throughput of System 2 is even less. For larger values
of the inter-ow distance, the dierence in the maximum throughput among Systems
1, 2, and 3 decreases considerably, as seen for example if the inter-ow distance is
2700 m.
In each circumstance shown in Figure 5.1, simulation Systems 2 and 3 approx-
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imate the performance of the bit-accurate simulation System 1 more closely than does
System 4 (which uses the SINR threshold). For inter-ow distances up 2500 m, Sys-
tem 4 underestimates the network performance more severely than does either System
2 or System 3. For inter-ow distances of 2600 m and above, System 4 overestimates
the network performance, most severely if the interference probability is large. For
example, it overestimates the performance by 30% if the inter-ow distance is 2600
m and p = 0:9.
Similar observations arise from Figure 5.2 which shows the performance of the
four simulation systems under the same circumstances as in Figure 5.1 except that
node E is located farther away at position (0, 3352). If the inter-ow distance is either
small or large, Systems 2, 3 and 4 yield results similar to those of System 1. But for
intermediate values of the inter-ow distance, the maximum throughput of System 2
and System 3 matches the maximum throughput of System 1 more closely than does
the maximum throughput of System 4. The mismatch of results from System 4 is
pronounced for these values of the inter-ow distance if the interference probability
is large.
Table 5.2 shows the time required to simulate 1s of network activity using a
2 core 2.70 GHz Intel Xeon E5-2680 processor for simulation of Systems 1-4 if the
inter-ow distance is 2400m and the data generation rate is 1 Mbps. Simulation times
are shown for interference probabilities of 0.2 and 0.9 and with the interfering node
in either of the two locations considered above. It is observed that for a given link
model, the simulation time increases as the throughput increases. Bit-accurate Viterbi
decoding involves numerous calculations that increase the simulation time of System 1
by several-fold compared with Systems 2-4. The evaluation of an integral function in
the concave-integral bound results in System 3 exhibiting the next greatest simulation
time. System 2 and 4 have the smallest simulation times because they require only
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Node E's location p System Link layer model Time (s)
(0, 3052) 0.2
1 bit-accurate Viterbi decoding 5.17
2 tighter concave-Cherno bound 0.2
3 concave-integral bound 0.64
4 SINR threshold 0.23
(0, 3352) 0.2
1 bit-accurate Viterbi decoding 6.33
2 tighter concave-Cherno bound 0.24
3 concave-integral bound 0.64
4 SINR threshold 0.29
(0, 3052) 0.9
1 bit-accurate Viterbi decoding 1.06
2 tighter concave-Cherno bound 0.07
3 concave-integral bound 0.47
4 SINR threshold 0.02
(0, 3352) 0.9
1 bit-accurate Viterbi decoding 6.56
2 tighter concave-Cherno bound 0.22
3 concave-integral bound 0.52
4 SINR threshold 0.28
Table 5.2: Time required to simulate 1s of elapsed time,inter-ow distance=2400 m.
a simple calculation of the probability of code-word error in System 2 and of the
received SINR in System 4 for each link transmission. Of the two, the calculation
used in System 4 is the simplest. This is counter-balanced by the greater number of
simulated link transmissions in System 4 compared with System 2, however, due to
the overestimation of packet transmission successes by System 4 (and correspondingly
fewer back-o intervals executed by the MAC protocol at the link's source node). In
some instances, this results in a greater simulation time for System 4 than for System
2, as seen in the last set of entries in the table.
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Figure 5.1: Throughput of ow 1 for various inter-ow distances and two interference
probabilities, node E located at (0, 3052).
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Figure 5.2: Throughput of ow 1 for various inter-ow distances and two interference
probabilities, node E located at (0, 3352).
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Chapter 6
GPU-Accelerated On-Line Viterbi
Decoder Simulation
It is apparent from the results in the previous chapter that simulation of
the performance of an ad hoc radio network requires computation time that can be
dominated by the implementation of the error-correction decoder in the receiver if
bit-accurate modeling of each link transmission is employed. Simplied models of
the outcomes of link transmissions using either a closed-form analytical expression
or a threshold test to approximate the link performance can signicantly reduce the
simulation time, albeit with some loss in the delity of the simulated network perfor-
mance. An alternative approach to reducing the network simulation time is to employ
\accelerator" hardware for bit-accurate implementation of the decoding.
Options for acceleration include a graphical processor unit (GPU), a eld-
programmable gate array, or any of numerous other specialized computing archi-
tectures that support a high level of cost-eective parallelism for an appropriately
structured task. A GPU has an architecture that is designed to eciently support
large-scale parallelism on arithmetically intensive tasks that exhibit high data-level
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parallelism and thread-level parallelism with thread-specic branching decisions that
are rare or non-existent and infrequent, highly structured memory access. Many com-
putationally intensive algorithms of digital communications are well matched to the
GPU architecture; among these are many decoding algorithms for error-correction
codes, including Viterbi decoding of convolutional codes, turbo decoding of parallel
concatenated convolutional codes (turbo codes), and the various belief-propagation
decoding algorithms (such as the TDMP algorithm) for LDPC codes.
In this and subsequent chapters, we consider the use of a GPU as an acceler-
ator for a network simulation. In this chapter, we focus on its use to implement the
Viterbi decoder of the NASA-standard rate-1/2 convolutional code. A baseline im-
plementation of the decoder is considered, and two improvements are addressed. The
rst improvement uses improved GPU memory management to reduce data-transfer
latencies, and the second one adapts the Viterbi decoder to better exploit the GPU
architecture.
6.1 Introduction to GPUs
In GPU-accelerated computing, a CPU transfers the arithmetically intensive
work to the GPU and retains the logic intensive parts of the program. Unlike a
CPU which has a small number of cores with a small number of threads sharing
the computation time of each core, a GPU has hundreds of cores with each core
capable of running hundreds of threads in parallel. The most widely used GPUs
are designed by NVIDIA, and the Compute Unied Device Architecture (CUDA)
[48] is a parallel computing platform and programing model that provides a high-
level interface for utilization of the resources in a NVIDIA GPU. It also facilitates
communication and ecient collaboration among programs executed in the CPU and
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GPU. Our subsequent discussion of GPUs is in terms of the NVIDIA TESLA k40
GPU we use to obtain numerical results reported in the dissertation.
GPUs are well suited to executing the same instruction on multiple data el-
ements. To manage a large number of threads, it employs the Single-Instruction,
Multiple-Thread (SIMT) architecture. The SIMT architecture is very similar to
Single-Instruction, Multiple-Data architecture [49] as a single instruction controls
multiple arithmetic units in both architectures. The instructions in the SIMT ar-
chitecture also have the ability to specify the execution and behavior of individual
threads, however. This allows both thread-level parallel codes for independent threads
and data-level parallel codes for coordinated threads to be written for the SIMT ar-
chitecture. This exibility proves very useful for implementing the Viterbi decoder
on a GPU.
The number of threads required to execute a segment of code in parallel is
specied when launching a kernel. The kernel is the part of the program that is to
be executed in the GPU. When a kernel is launched, it is executed on the streaming
multiprocessors (SMs) of the GPU. An SM is a collection of stream processors (SPs)
[50], also called \CUDA cores". The blocks of thread assigned for a program are
divided equally among the SMs and each SM executes the blocks of threads in groups
of 32 parallel threads called \warps". The total number of threads executed in parallel
depends on the number of SMs in the GPU and the number of warps executed per
SM. At the least, all the threads in a block are executed in parallel by the SM.
Memory management is another critical factor in GPU computation. The
data required by the kernel must be transferred from o-chip memory onto the GPU
before the kernel is executed, and data results must be transferred from the GPU
memory to the o-chip memory after execution of the kernel has terminated. This
data transfer has a large overhead compared to the processing times in the GPU, and
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the transfer time increases linearly with the amount of data that must be transferred.
An understanding of the GPU architecture and the memory architecture allows the
user to optimize program execution and data management in the GPU.
6.2 Memory organization in the GPU
Data transfer to and from the GPU memory is a bottleneck in GPU program
execution. Consequently, optimal memory management is very important to overall
execution time of the program on the GPU [48], and a knowledge of the memory
organization aides in ecient use of available memory resources. Figure 6.1 shows
the memory organization on a GPU. There are ve types of memory: registers, local
memory, shared memory, global memory, and constant memory.
Registers are located on the GPU chip, and data in a register is accessed more
rapidly by the GPU than data in any of the other types of memory. Automatic
variables [51] are stored in registers. Each thread has exclusive access to its allocated
registers. Automatic variables such as arrays and structures that are too large for the
registers are stored in local memory. Local memory is so named because of its scope,
not because of its location. Only a single thread can access a given local memory
during execution of the kernel. Since it is located o-chip, access of local memory by
the GPU is slow.
Data that must be available to multiple threads is stored in either shared
memory or global memory. Shared memory is located on-chip; hence, access to it by
the GPU is fast. All threads belonging to a single block can access data in the shared
memory assigned to the block. Since shared memory is located on-chip, however, it
is limited and should be used for small data arrays.
Global memory is the largest memory available, but it is located o-chip and
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is also the slowest for the GPU to access. Data in global memory can be accessed by
any thread from any block. Global memory should be used cautiously, however, since
reckless use and access of global memory can increase computation time considerably.
If possible, data stored in global memory should be rearranged to facilitate coalesced
memory access that can reduce the total number of memory accesses.
Constant memory is another o-chip memory. It is written to only once prior
to execution of the kernel, and it serves as a read-only memory throughout the exe-
cution of the kernel. It is optimized for broadcast, and it provides fast access for data
that must be distributed synchronously across many or all the threads executing on
the GPU.
Global memory
Constant memory
Local memory Local memory Local memory Local memory
Thread 0 Thread N Thread 0 Thread N
Registers RegistersRegistersRegisters
Shared memory for block 0 Shared memory for block 1
Figure 6.1: GPU memory organization.
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6.3 Parallel Viterbi decoding
The soft-decision Viterbi decoding algorithm [44] is a dynamic programming
algorithm used for decoding with convolutional codes. The algorithm acts upon the
labeled trellis structure generated by the temporal evolution of the convolutional en-
coder viewed as a nite-state machine. It searches for the path through the trellis
with a code-label sequence that is closest in Euclidean distance [44] to the received
word. The Viterbi algorithm is a maximum-likelihood decoder for many commu-
nication channels of interest (including the stationary Gaussian noise channel) and
so achieves the minimum probability of code-word error for a uniform information
source.
The execution of the Viterbi algorithm on a single received word can be divided
into two main phases: the forward pass, and the traceback. In the forward-pass phase,
a branch metric is calculated for each branch in the trellis based on its code-symbol
labels and the received symbols corresponding to the time step of the branch. The
sum of the branch metrics of the branches forming a path through the trellis form its
path metric, and the algorithm determines enough information about the path metric
for each path to determine the minimum-metric path through the trellis terminating
at each state in the trellis at the nal time step. Because of the trellis structure, this is
accomplished eciently by the algorithm moving sequentially through the time steps
represented by the trellis, calculating all branch metrics for a given time step at that
step and updating the partial information about path metrics obtained to that point
in time. As discussed in the next subsection, it is well-suited to parallelization of the
computation performed for a given time step, though the computation for dierent
time steps is inherently sequential.
The traceback phase traces the path that is closest to the received vector once
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all the path metrics are calculated by working backwards through the trellis. The
traceback step is event driven; i.e., the surviving state at time step i can only be
determined once the surviving state at time step i + 1 is obtained. Hence, parallel
processing is not possible in the traceback phase.
6.3.1 Optimizing Viterbi decoding
Execution of a given time step in the Viterbi algorithm consists calculations
for each trellis state at that time step. For each state, the path of smallest path metric
leading into that state is determined, and both the value of the path metric and the
state on that path at the preceding time step (i.e., the survivor state preceding the
current state) are recorded. The recorded path metric is used when the algorithm
advances to the next time step (or to select the overall minimum-metric path at the
last time step), and the recorded survivor states are used in the traceback phase to
determine the state sequence of the minimum-metric path and thus the detected code
word.
The data ow for the forward-pass phase in time step t is illustrated in Figure
6.2 for the NASA-standard rate-1/2 convolutional code with a code word of length
16000 code symbols (thus encoding 8000 information symbols and requiring a code
trellis of 8000 time steps for decoding). The constant memory contains the 16000-
sample received word for a given transmitted code word, consisting of 8000 two-
sample vectors, which is stored prior to execution of the kernel. The two-sample
vector corresponding to time-step t of the encoder is denoted r(t).
The constant memory also contains two arrays of 64 three-valued entries each
which, together with the length of the code word, provides a complete characterization
of the code trellis. Each array consists of one entry for each of the 64 states of the
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encoder. The ith entry in the lower array indicates the smaller of the two preceding
state in the trellis that connects to state i and the two code symbols labeling the
branch connecting the two states. The ith entry in the upper array indicates the
same information with respect to the larger of the two preceding states.
Shared memory consists of two arrays of 64 real values each. One array consists
of the path metric for the surviving path into each of the 64 states at the previous
time step, and the other array consists of the same information for the current time
step. The use of two arrays for these purposes are toggled back-and-forth between
consecutive time steps of the Viterbi algorithm.
Global memory contains an array of 64 integer-values entries for each of the
8000 time steps. The ith entry in array t indicates the survivor state preceding current
state i at time step t.
In the forward-pass phase, the path metrics in the shared memory are updated
and toggled in their use in each time step, and the survivor states in the global memory
are lled in one array at a time as the algorithm proceeds sequentially through the
8000 time steps. The convolutional encoder is set to a known initial state in practice,
usually state zero, and it is accounted for in the decoder by setting the path metrics
for all other states to a large value at the initial time step in the decoding algorithm.
The convolutional encoder is also terminated in a known state in practice, again
usually state zero, and this is accounted for in the traceback phase by considering
only the preceding survivor state stored for state zero among the elements of the
array for the nal time step. The traceback then steps through the arrays in global
memory in reverse time order to trace the sequence of states of the minimum-metric
path (with the state sequence traced in reverse order).
The path metric for state Si at time step t of the trellis is calculated by thread
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Figure 6.2: Data ow for time step t in the forward-pass phase of the Viterbi algorithm
using a GPU.
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i at time step t of the algorithm. It is given by
PMSi(t) = min
j
(PMSj(t  1) + BM(Sj ;Si)(t  1)XSj ;Si); 1  j  N;
where BM(Sj ;Si) is the branch metric between states Sj and Si and Xj;i is a variable
that equals to 1 if there is a connection from state j to i in the trellis diagram and
0 otherwise. The preceding state for state Si in this case will be the state Sj that
results in the minimum (PMSj(t  1) +BM(Sj ;Si)(t  1)XSj ;Si). The branch metric
is calculated as
BM(Sj ;Si)(t) =
pX
k=0

r(k)(t) 
p
Ec( 1)c
(k)
Sj;Si
2
;
where r(t) is the received vector at time step t and cSj ;Si is the code label for the
branch connecting state Sj to Si.
If all the path metrics of time step (t 1) have been calculated, the path metrics
for all the states in time step t can be calculated at once. Thus, if there are N states
at each time step in the code trellis, a total of N threads can be executed in parallel,
each to calculate the survivor path metric and the preceding survivor state for one
current state. As illustrated for time step t in Figure 6.2, thread 0 uses only the
branch metrics BM(0;0) and BM(1;0) to calculate the path metric and surviving state
for state 0 and thread i calculates the same for state i at the same time. However,
since the path metrics of the previous time step are required to calculate the path
metrics in the current time step, they are calculated one time-step at a time. This
determines the limit of parallelism that is available for the forward-pass phase of the
Viterbi algorithm.
For memory optimization, the received vector, code labels and state connec-
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tivity from the trellis, calculated path metrics and the array with preceding states
have to be stored in appropriate memory as they are the largest or most frequently
used arrays in the algorithm. As shown in Figure 6.2, the received word and the code
labels and state connectivity of the trellis are read-only data during the execution of
the kernel; therefore, they are stored in constant memory. Since all the threads have
access to constant memory, they share the received vectors and code labels. The path
metrics are stored in shared memory. To preserve the limited amount of shared mem-
ory available, only the path metrics of the current and previous time steps are stored
in a 2 N -element array. For each time step, after all the calculations are complete,
the path metrics calculated are copied into the array containing previous time step's
path metrics before beginning the next time step. The surviving states for each state
must be stored in global memory as shared memory is not large enough to store all
the information for large size packets. However, the data is arranged such that the
surviving states for a given time step are stored in consecutive array elements such
that coalesced access is possible to optimize memory access.
Since the convolutional code is linear and the Gaussian channel model is sym-
metric, the simulation can treat each link transmission as containing the all-zeros
code word without a loss of generality in the result. Consequently, it is only neces-
sary for the decoder implemented in the simulation to return a single value to the
CPU at the end of decoding, indicating if the received word was decoded correctly or
incorrectly rather than transferring the detected code word (as would be required in
an actual receiver's decoder). This reduces the data which must be transferred from
the GPU memory to CPU memory in the simulation, the decoder implemented in the
simulation is designed to only return a single variable that indicates if the packet is
decoded correctly or not. Furthermore, the decoder in the simulation can declare an
error in code-word detection and immediately end decoding in the traceback phase if
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the phase traces back to a non-zero state at any point, without having to trace back
all the way to time step zero. Both of these \short cuts" reduce the average decoding
time somewhat.
Similarly data transfers can be further modied to speed up the decoding
(Post computation data storing) and the Viterbi algorithm can also be altered a little
(Parallel block based Viterbi decoding) to allow for more parallelism. We analyze the
two methods in detail below.
6.3.2 Viterbi decoding with post-computation data storing
Data prefetching is often employed in GPU programming in order to hide
memory latencies. If data in global memory is accessed iteratively by the kernel, the
data required for future iterations can be loaded from the global memory to shared
memory while the current iteration is being carried out. Extra threads are required
to implement data prefetching, however.
Similarly, the preceding survivor states calculated at each time step in the
Viterbi algorithm can be stored in shared memory as they are determined within a
time step and then transferred to global memory in a future time step. Thus, the time
required to store data in global memory is hidden by the calculations being carried
out in the upcoming time step. In addition to the N parallel threads required for
determination of the preceding survivor states and path metrics at each time step,
another N threads can be used to perform post-computation data storing. The rst
N threads are responsible for the calculation of a path metric and determination of
a surviving preceding state, while the additional N threads are solely responsible for
storing the surviving states to global memory. To eectively hide the memory latency,
the information on surviving states are transferred to global memory only once for
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Figure 6.3: Data ow diagram for Viterbi decoding with post computation data
storage.
every 50 consecutive time steps. As illustrated in Figure 6.3, the surviving states of
only 100 time steps are stored in shared memory. At time step t the surviving states
s0(t) to s63(t) are stored in shared memory allocated for surviving states s0(j) to s63(j)
where, j = t (mod 100) and at the same time, the contents from s0((j+50)(mod 100))
to s63((j + 50)(mod 100)) are transferred to global memory reserved for surviving
states from s0(t  50) to s63(t  50) by threads 64 to 127. The use of the two sets of
arrays for local storage and transfer to global memory, respectively, are toggled every
50 time steps.
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6.3.3 Parallel block based Viterbi decoding
The growing interest in parallel architectures (including GPUs) for decoder
implementation has included recent investigation of Viterbi decoding implementation
on a GPU using CUDA [15][16] as well as ways to adapt the algorithm to the GPU.
The parallel block based Viterbi decoding (PBVD) [17] divides the received word into
small blocks called parallel blocks and decodes the individual blocks independently.
Each parallel block has three parts: an initial part is called the truncated block,
a middle part called the decoded block, and a nal part called the traceback block.
The truncated and traceback blocks represent segments that overlap with blocks
immediately before and after the current block in the receiver word, respectively.
The overlapping of the blocks allows the application of the forward-pass and traceback
phases of the Viterbi algorithm of each parallel block to start from a random state in
the code trellis without signicantly impacting probability of correctly decoding the
decoded block. The length of the truncated and traceback blocks are typically ve
times the constraint length of the code.
The PBVD algorithm is well suited to the eective utilization of the resources
of a GPU. If a received word is divided intoM blocks, NM threads can be launched
with N threads responsible for a single block. This method allows the user to use
more of the GPU resources available for decoding a single received word.
6.4 Performance evaluation of various optimiza-
tion techniques
In this section, we consider the optimization techniques discussed in the previ-
ous section using the simulation of a simple network consisting of a single transmitter
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and a receiver. It is seen in Figure 6.4 that each of the methods of simulating the
decoder performance results in essentially the same probability of code-word error.
Consequently, we can focus on the simulation time as the sole basis of comparison
of the methods. The average time required to decode 1000 received words is used
to compare the speed of the various decoding techniques and is also used to obtain
the best decoder suitable for integration with ns-3. Simulation for each decoding
technique is carried out until 1000 packets are received in error.
Figure 6.5 and 6.6 show the average simulation time to decode 1000 received
words for dierent decoding techniques and code-word sizes. A 16-core 2.70 GHz
Intel Xeon E5-2680 CPU with two 810 MHz NVIDIA TESLA k40 GPUs is used for
all the simulations in this section. The top gure in Figure 6.5, shows the simulation
time for code words of size16000 bits. The average simulation time for decoding with
a CPU is 11.2 s for any value of the signal-to-noise ratio. When GPU processing is
used, the simulation time is reduced. First consider a naive utilization of the GPU
in which global memory is used for all of the larger arrays and no attempt is made
to arrange the data in a manner to facilitate coalesced memory access. This is the
circumstance denoted by \decoding without memory optimizations" in the gures. It
results in a simulation time of 6.7 s, which a reduction of less than one-half in time
required with the CPU.
The use of the GPU with reasonable memory management results in a some-
what lower simulation time. Using constant memory, shared memory and arranging
the data before storing them in global memory to facilitate coalesced memory access
reduces the simulation time to 4.9 s. Furthermore, if post-computation data storage
is used to hide memory latency, the simulation time decreases to 3 seconds. And
nally, if the PBVD algorithm is used, the simulation time is reduced substantially to
0.89 s. In this implementation of the PBVD algorithm, the received word is divided
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into blocks of 250 bits plus 35 bits of truncated and traceback blocks added in front
and back of each block where necessary. In all the decoding techniques other than the
PBVD algorithm, the path metrics for each time step are calculated serially. Thus
altogether 16000 \for" loops are carried out in the forward-pass phase serially by each
thread. But in the PBVD algorithm a single thread carries out a maximum of 160
loops serially in the forward-pass phase. This allows for the simulation time to reduce
drastically especially in large packets.
From Figure 6.5 it can be observed that the two most suitable techniques that
can be integrated into ns-3 are the decoding with post-computation data storage and
the PBVD algorithm. The PBVD algorithm is very ecient for decoding large code
words, as seen above. We also compare the simulation time for the two techniques
for code-word sizes of 200, 2000 and 8000 bits. The bottom gure in Figure 6.5
shows the simulation time for a code word of size 200 bits. Since the code word
size is smaller than 250 bits, the PBVD algorithm is carried out in a single block and
essentially it reduces to Viterbi decoding with memory optimization but without data
post computation storing. It can be seen that the time required to execute the PBVD
algorithm on a GPU is almost the same as the time required by the Viterbi algorithm
on a CPU. For some values of SNR, the time required using GPU is even slightly
larger than the time required by a CPU. Similarly, using the GPU with memory
optimization and post computation data storing only reduces simulation time by
0.02 seconds. This shows that when the code-word length is very small, there is no
speed up in the simulation using a GPU. The time saved by carrying out parallel
computations are balanced by the time required for all the data transfers.
Figure 6.6 shows the simulation time for code-word sizes 2000 and 8000 bits.
It can be observed that as code-word sizes increase, the advantages of using a GPU
becomes more evident. The PBVD algorithm also results in faster simulation time
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as the code-word size increases. For a code-word size of 2000 bits, employing a
GPU reduces the simulation time to one-third of the time required with a CPU,
whereas for a code-word size of 8000 bits, the simulation is reduced to one-eight that
with the CPU. It is clear that the PBVD algorithm has the potential to provide the
highest speed-up over a broad range of circumstances when integrated into a network
simulation. Hence, for rest of the dissertation we focus on the use of PBVD algorithm
for decoding in the networks using convolutional coding.
Theoretically, the speed up in simulation using parallel processing should be
in the order of the number of threads launched for parallel processing as shown by the
computational complexity in Appendix A. However, there are many factors that limit
the increase in speed of a simulation. Data transfer between CPU and GPU memory
before and after each kernel launch, time required to launch a CUDA kernel and
setup arguments create an overhead when using a GPU. The type of memory being
accessed by the kernel also governs the speed of the simulation. Memory optimization
can reduce unnecessary o-chip memory access that has the potential to slow down a
program, but unavoidable o-chip memory access will still hinder speed-ups. Another
important factor is the occupancy percentage of a kernel. Occupancy is a measure
of the number of concurrent warps launched in an SM. A GPU hides memory access
latency with computations of other warps launched concurrently. If the occupancy is
low, the warps of threads launched are not sucient to hide all the memory latency,
thus limiting the speed up of the code. In our simulation for the Viterbi decoding with
post computation data storage, the occupancy is 8% and for the PBVD simulation
it is 33%. The large shared memory required by for post computation data storage
and the limited number of threads that can be launched for Viterbi decoding limits
the occupancy of our simulation, thus aecting the overall speedup.
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Chapter 7
Network Simulation with
GPU-Accelerated Viterbi Decoding
As seen in the previous chapter, the use of a GPU can substantially reduce the
time required for bit-accurate on-line simulation of Viterbi decoding in comparison
with the use of a CPU alone. The reduction in simulation is especially marked if
appropriate memory management techniques are employed with GPU programming
and if the PBVD modication of the Viterbi decoder is used to exploit the available
parallelism of the GPU more eectively. In this chapter, we consider the incorporation
of a GPU into the simulation of the small network, where it is used to implement bit-
accurate on-line simulation of the PBVD algorithm. The accuracy of the simulation is
investigated, and the simulation time that results is compared with the other methods
we have considered in the previous chapters. We also consider a modication of the
simulation that eliminates the need to simulate some packet reception outcomes, and
we consider a modication that permits a further improvement in the utilization of
the GPUs resources with the PBVD algorithm.
The code for the PBVD algorithm is written in CUDA C source les. They
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can be integrated with ns-3 by modifying the wscript script le of ns-3. (In this
manner, CUDA functions can be added or used to replace any existing functions in
ns-3.) The PBVD function written in CUDA thus serves as a \drop in" replacement
for the C++ code Viterbi decoder (written for execution on a CPU) in the network
simulation.
7.1 Accelerating network simulation with PBVD
algorithm
7.1.1 Concurrent PBVD algorithm
In a deployment of the 802.11b MAC protocol, a transmitted packet may be
acquired by each listening network node that is near the transmitter, resulting in each
of them decoding the received word for the packet. A characteristic of each of the link
simulation approaches considered thus far is the fact that the outcomes for a given
packet transmission are determined sequentially for dierent nodes that attempt to
decode the packet's payload. If a GPU is used to implement bit-accurate on-line
simulation of the Viterbi decoder or PBVD algorithm, however, only a fraction of the
GPU computational resources are used. If the network simulation can be modied
to permit parallel execution of multiple instances of the decoding algorithm without
compromising the delity of the simulation, a reduction in the simulation time may
be possible.
Implementation of parallel decoding of the received words at all nodes for a
given packet transmission requires a reordering of actions in the ns-3 simulation. In
particular, the dierence in propagation delays across the dierent links for the trans-
mission results in a delay of decoding until all the nodes have received the complete
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transmission. At that time, a single global function is called to execute parallel de-
coding on the GPU. A decoded word is returned for each of the nodes on completion
and the simulation proceeds. We refer to this as concurrent PBVD.
7.1.2 Selective decoding
For a given data packet transmission, not all of the nearby nodes which decode
the received word are intended recipients of the packet. If decoding fails at such a node
(or any node), the packet is dropped immediately. If instead, the payload is decoded
in the physical layer, it is passed to its MAC sub-layer for subsequent processing.
The destination MAC address of the received packet is examined in the MAC layer,
and if the packet's destination address does not match the node's MAC address, it is
dropped after updating the node's Network Allocation Vector (NAV).
In a full implementation of the protocol in a simulation, it is apparent that
signicant simulation time may be expended determining decoder outcomes for data
packets at third-party receiving nodes that of necessity result in either decoder fail-
ure or a packet drop after an NAV update. An alternative, which we denote selective
decoding, simplies the network simulation's model of outcomes for the reception of
a data packet at a node other than the packet's intended destination(s). In selective
decoding, the physical-layer payload of such a data packet is assumed to be detected
correctly at each third-party node without simulating the decoder so that it is always
passed to the MAC layer of the node. The selective decoding approach is only applied
to data packets. (Applying it to RTS/CTS, ACK and other packets that are broad-
cast, such as OLSR packets, could alter MAC behavior in the network in a way that
would compromise the delity of the simulation.) Thus, a data packet is assumed
to be decoded correctly without simulating the coder if the received packet is a data
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packet, the destination address does not match the node's address, and the received
transmission is not a broadcast.
7.2 Network simulation performance with the PBVD
algorithm
The network performance with bit-accurate on-line simulation of the Viterbi
algorithm using a CPU serves as the benchmark for assessment of the performance
with on-line simulation of the PBVD algorithm using a GPU. The throughput of ow
1 in the small network is shown for both simulation approaches in Figure 7.1. It is
seen that the two methods result in a negligible dierence in the simulated throughput
under each condition considered, which is consistent with the comparison of the two
in the previous chapter for a single link isolation (as seen in Figure 6.4).
Table 7.1 shows the time required to simulate one second of network activity
in the small network for the dierent link models. Two positions and two interference
probabilities for the interfering jammer are considered. The PBVD algorithm imple-
mented on the GPU results in a reduction in the simulation time by more than a factor
of 10 compared with Viterbi decoding implemented on the CPU without any eect on
the simulated throughput. It requires approximately twice the simulation time of the
tighter concave-Cherno bound but somewhat less than the concave-integral bound,
even though the latter two methods results in less accurate throughput. As with the
other methods, the PBVD algorithm on the GPU results in a higher simulation time
than if the SINR threshold is used, but the latter yields simulation results of greatly
reduced accuracy for some network conditions.
The eect of implementing concurrent PBVD in the GPU on the performance
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of the simulation is illustrated in Figure 7.2. In spite of the fact that the time evo-
lution of the network simulation is altered somewhat to permit concurrent decoding
of multiple received words in the GPU, the impact on the simulated throughput is
negligible. The maximum propagation delay in the small network is in the order of a
few microseconds, whereas the elapsed time to receive a packet is in the order of a few
hundred microseconds. Hence the delay in the simulated decoding step imposed for
some decoding outcomes is small enough that its eect is not seen in the throughput
results.
Unfortunately, adding concurrency of decoding for the PBVD algorithm does
not result in the desired improvement in network simulation time for the small net-
work, as seen in Table 7.1. In order to fully hide the latency of data transfers and
get a distinct advantage of decoding multiple received words in parallel, at least 8 to
10 received words must be decoded concurrently. But in the network, at most three
nodes attempt to detect a given packet transmission (since the jammer does not act
as a receiver). There is also some additional bookkeeping required at each node with
the concurrent decoder implementation. Together these result in a larger simulation
time with concurrent PBVD than with the standard PBVD when implemented on
the GPU.
A comparison of the throughput of ow 1 in the small network with and
without selective decoding in the network simulation is shown in Figure 7.3, 7.4, and
7.5 for the link models employing bit-accurate PBVD, the tighter concave-Cherno
bound, and the concave integral bound, respectively. For each of the three link models,
it is seen that the use of selective decoding does not measurably aect the throughput
obtained from the simulation. The network simulation times with the same three link
models are given in Table 7.2 for simulations with and without selective decoding.
In three of the four network scenarios considered in the results, the use of selective
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decoding reduces the network simulation time by 37-41% if PBVD is used and 12-44%
if one of the other two link models is used.
The one exception is the scenario in which the jammer is located at (0,3052)
and p = 0:9. In this instance, the reduction in simulation time is only 10% with
the PBVD algorithm and is negligible with the other two link models. But very
few packets are transmitted and received in this high interference scenario. Only a
small fraction of the network simulation time is used in decoding, and consequently,
selective decoding does not signicantly aect the simulation time.
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Figure 7.1: Throughput with PBVD (GPU) and bit-accurate Viterbi decoding (CPU),
node E located at (0, 3352).
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b. Bit-accurate Viterbi decoding (CPU)
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Figure 7.2: Throughput with concurrent PBVD (GPU) and bit-accurate Viterbi de-
coding (CPU), node E located at (0, 3352).
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Figure 7.3: Throughput with selective PBVD (GPU) and selective bit-accurate
Viterbi decoding (CPU), node E located at (0, 3352).
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a. Tighter concave Chernoff bound
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Figure 7.4: Throughput with tighter concave-Cherno bound and selective tighter
concave-Cherno bound, node E located at (0, 3352).
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Figure 7.5: Throughput with concave integral bound and selective concave integral
bound, node E located at (0, 3352).
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Node E's location p Link model Time (s)
(0, 3052) 0.2
bit-accurate Viterbi decoding 5.17
tighter concave-Cherno bound 0.2
concave-integral bound 0.64
PBVD 0.41
PBVD and multiple received
word decoding
0.51
SINR threshold 0.23
(0, 3352) 0.2
bit-accurate Viterbi decoding 6.33
tighter concave-Cherno bound 0.24
concave-integral bound 0.64
PBVD 0.49
PBVD and multiple received
word decoding
0.59
SINR threshold 0.29
(0, 3052) 0.9
bit-accurate Viterbi decoding 1.06
tighter concave-Cherno bound 0.07
concave-integral bound 0.47
PBVD 0.2
PBVD and multiple received
word decoding
0.27
SINR threshold 0.02
(0, 3352) 0.9
bit-accurate Viterbi decoding 6.56
tighter concave-Cherno bound 0.22
concave-integral bound 0.52
PBVD 0.48
PBVD and multiple received
word decoding
0.65
SINR threshold 0.28
Table 7.1: Time required to simulate 1s of elapsed time, inter-ow distance=2400 m.
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Node
E's
location
p Link model Time (s) Time (s)
selective
decoding
(0, 3052) 0.2
PBVD 0.41 0.24
tighter concave-Cherno bound 0.2 0.177
concave-integral bound 0.64 0.475
(0, 3352) 0.2
PBVD 0.49 0.31
tighter concave-Cherno bound 0.24 0.1357
concave-integral bound 0.64 0.464
(0, 3052) 0.9
PBVD 0.2 0.18
tighter concave-Cherno bound 0.07 0.069
concave-integral bound 0.47 0.47
(0, 3352) 0.9
PBVD 0.48 0.28
tighter concave-Cherno bound 0.22 0.133
concave-integral bound 0.52 0.419
Table 7.2: Time required to simulate one second of elapsed time with and without
selective decoding, inter-ow distance=2400 m.
75
Chapter 8
Link Modeling in Large-Network
Simulation
The small network considered in the examples in the previous chapters is a
convenient tool for providing insights into the tradeos of the dierent link models
for network simulation. A wireless ad hoc network of practical interest is likely to
have many more than four nodes, however, and it will require multiple-hop routing
in many instances. In this chapter, the comparison of link models introduced in the
previous chapters is extended to an example of a network of more realistic scale: the
large network described in Chapter 3.
Bit-accurate simulation of Viterbi decoding is again used as the benchmark
link model with respect to the results of the network simulation (that is, the through-
put measured in the simulation). As seen in Table 5.2, however, the CPU used for the
numerical results can require up to seven seconds to simulate one second of network
activity even for the small network with convolutional coding and on-line bit-accurate
Viterbi decoding. And depending on the network topology and the data ow, the
simulation time may increase more than linearly with the size of the network. Conse-
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quently, o-line tabular modeling is used for bit-accurate Viterbi decoding with the
large network. (As seen in Chapter 4, this does not impact the simulated through-
put of the network.) A ne-resolution lookup table for each packet size used in the
network is constructed before the network simulation.
The measured throughput and the simulation time are compared for link mod-
els using o-line bit-accurate Viterbi decoding, the PBVD algorithm with selective
decoding in the network simulation, the two closed-form bounds on the probability
of code-word error, and the SINR threshold.
8.1 Simulation performance with the various link
models
The simulated network performance and the simulation time are considered in
this section for each of the data-ow scenarios indicated in Table 3.1. Performance
in each case is measured as the end-to-end throughput of the multiple-hop ow de-
noted as the main ow. The trac in the main ow is subjected to multiple-access
interference from other nodes with a level of interference per interfering node given
by the interference activity probability.
The throughput for the topology in which the minimum-hop route for the
main ow is three hops is shown in Figure 8.1 as a function of the interference activ-
ity probability q for each of six values of the inter-node distance in the vertical axis
of the network topology. It is given for each of ve link models. For a given vertical
distance, the throughput for the simulation with bit-accurate Viterbi decoding de-
creases towards a limiting value as q is increased. The throughput also decreases with
an increase in the vertical distance if q is xed. If q = 0 (no interference), for exam-
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ple, the throughput decreases from 0:1 Mpbs to 0:07 Mpbs as the vertical distance is
increased from 1300 m to 1350 m. If q = 1 (maximum interference), the throughput
decreases from 0:08 Mbps to 0:04 Mbps with the same increase in distance. The sim-
ulation using the PBVD algorithm with selective decoding results in a throughput
that is almost the same as the throughput with bit-accurate Viterbi decoding, which
is consistent with the results observed with the small network. (For the smallest
vertical distances only, selective decoding results in a modest overestimation of the
throughput.) This indicates that selective decoding can be used in the simulation of
a large network without signicantly aecting the simulated network performance.
The throughput of the simulations using either of the two closed-form bounds
as the link model show a similar dependency on q and the vertical distance as occurs
with bit-accurate Viterbi decoding. As seen in Figure 8.1, if the vertical distance is less
than 1310 m, the throughput obtained using one of the bounds is approximately the
same as that with bit-accurate Viterbi decoding. But for a greater vertical distance,
either bound results in a signicant underestimation of the throughput. Figure 8.1
also shows the throughput if the simulation employs a threshold-based link model with
an SINR threshold of  = 3 dB. The threshold-based model results in a signicant
overestimation of the throughput unless the vertical distance and the interference
activity factor are large. The throughput with the SINR threshold is almost twice
that with bit-accurate Viterbi decoding if the vertical distance is 1340 m and the
interferers are always active. A larger value of the SINR threshold would improve
the match with bit-accurate Viterbi decoding for the smaller vertical distances, but it
would exacerbate the underestimation with the threshold method for larger vertical
distances.
Similar results are observed in gures 8.2 and 8.3, which show the throughput
of the main ow spanning for circumstances in which the minimum-hop route for
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the main ow is four hops and ve hops, respectively. The simulation using selective
decoding with the PBVD algorithm results in throughput identical to the simulation
with bit-accurate Viterbi decoding in all instances. The use of either closed-form
bound for the link model results in an underestimation of the throughput that be-
comes more marked as the vertical distance is increased. The simulation using the
SINR threshold results in a signicant overestimation of the throughput if the vertical
distance is small and a signicant underestimation of the throughput if the vertical
distance is large.
The time required to simulate one second of network activity is shown in
Table 8.1 with each of the ve link models for the network topology in which the
main ow spans a minimum of four hops. As the interference activity probability
q is increased from zero to one, the throughput in the main ow decreases with
each link model. But the total number of packets transmitted (and received) is
increased due to the increasing level of activity among the interfering nodes and
received at all nodes in the network so that the simulation time with each link model
increases substantially. For example, the simulation time with bit-accurate Viterbi
decoding increases approximately four-fold as the level of interference increases from
its minimum to its maximum value, for either vertical distance considered in the
table.
The simulation time with bit-accurate Viterbi decoding and the tighter concave-
Cherno bound are nearly the same, though the comparison does not account for the
o-line simulation time required to build the look-up table for the former model. The
simulation time using the SINR threshold model is greater than with either of the
previous two models if the vertical distance is small (and the link SINRs are large),
and it is less than with either of the previous two models if the vertical distance is
large (and the link SINRs are small). This is a consequence of the simulation with
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the SINR threshold generating more packet transmissions per unit time than with the
bit-accurate model if the link SINRs are large, and conversely if the link SINRs are
small (as also reected in their relative measured throughputs). The simulation time
with the concave-integral bound is approximately three to four times the simulation
time with bit-accurate Viterbi decoding in each instance.
The simulation with selective decoding and the PBVD algorithm has a sim-
ulation time that is similar to that with bit-accurate Viterbi decoding. If there is
no interference (q = 0) so that the network activity is at a minimum, the simulation
time is approximately 15% greater with selective decoding and PBVD than with bit-
accurate Viterbi decoding. But if q = 1 so that the network is at its maximum level
of activity, the selective decoding eliminates the need to simulate decoding for a large
fraction of the packet reception attempts in the network. Hence, it results in a 5-20%
smaller simulation time than with bit-accurate Viterbi decoding.
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Vertical
distance
q System Link layer model Time (s)
1300 0
1b bit-accurate Viterbi decoding
(lookup table)
1.39
2 tighter concave-Cherno bound 1.41
3 concave-integral bound 5.09
4 SINR threshold 1.96
5 selective decoding with PBVD 1.59
1300 1
1b bit-accurate Viterbi decoding
(lookup table)
5.49
2 tighter concave-Cherno bound 5.73
3 concave-integral bound 19.01
4 SINR threshold 7.95
5 selective decoding with PBVD 4.41
1350 0
1b bit-accurate Viterbi decoding
(lookup table)
1.27
2 tighter concave-Cherno bound 1.19
3 concave-integral bound 3.67
4 SINR threshold 1.09
5 selective decoding with PBVD 1.43
1350 1
1b bit-accurate Viterbi decoding
(lookup table)
5.17
2 tighter concave-Cherno bound 5.34
3 concave-integral bound 14.88
4 SINR threshold 4.97
5 selective decoding with PBVD 4.83
Table 8.1: Time required to simulate 1s of elapsed time, main ow spanning at least
4 hops.
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Figure 8.1: Comparison of mainow's throughput, mainow spanning at least 3 hops.
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Figure 8.2: Comparison of mainow's throughput, mainow spanning at least 4 hops.
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Chapter 9
GPU-Based TDMP Decoding for
LDPC codes
Low density parity check (LDPC) codes are a class of linear block codes that
can achieve performance close to the Shannon capacity on an additive white Gaussian
noise channel for large block lengths. They provide very good performance in a wide
range of channels without the use of interleavers. Because of their performance, they
are widely used in modern communication systems. In this chapter, we consider the
GPU implementation of a decoding algorithm for a widely used example of an LDPC
code, the (2304,1152) quasi-cyclic (QC) LDPC dened in the WiMax standard, and
the turbo decoding message passing (TDMP) algorithm. The structure of a quasi-
cyclic LDPC and the form of the TDMP algorithm are well suited to exploit the
parallelism available in a GPU.
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9.1 WiMax-standard LDPC code
The WiMax-standard LDPC code considered in the dissertation is a QC code
with a parity-check matrix based on circulant permutation submatrices. The dening
parity-check matrixH for the rate-1/2 code is constructed from the base model matrix
Hb given as:
The base model matrix is dened for the largest code block length, in this
case n = 2304. Each -1 in the matrix is replaced by a z  z zero matrix and the
remaining elements are replaced by a z  z identity matrix with circular right shift
calculated using the element, where z = n
24
. If p(i; j) is the ith row and jth column
element, it represents a circular shift of p(i;j)n
2304
. Any (2304,1152) binary matrix which
is orthogonal to the base matrix serves as a linear encoder matrix for the LDPC code.
The parity-check matrix not only denes the code, it serves as the conceptual
basis for each of the standard decoding algorithms for an LDPC code. That is,
operations in the decoding algorithm are readily described in terms of operations
referred to entries in the parity-check matrix. The LDPC code is considered an
\architecture aware" code because its parity-check matrix is designed to allow high
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level of parallelism for decoding. If the rows of the base model matrix are arranged
in the order [0, 2, 4, 11, 6, 8, 10, 1, 3, 5, 7, 9], two consecutive rows do not intersect.
Thus, each code generated from the base matrix can be divided into 6 sets of rows
with each set containing 2  z rows with disjoint sets of variable nodes, allowing all
the calculations on such rows to be done in parallel.
9.2 TDMP algorithm
The turbo decoding message passing (TDMP) algorithm [18] can be used to
eciently decode the received word for any LDPC code dened by a sparse parity-
check matrix. In each iteration of the TDMP algorithm, updates of posterior values
for variable nodes are performed in a block-sequential manner. Extrinsic messages
generated from decoding earlier row blocks are used as input prior messages for
updates of the posterior value for variable nodes participating in later row blocks.
In the TDMP algorithm described below, the vector i = [i1; : : : ; 
i
ci
] represents the
extrinsic messages that correspond to the nonzero entries in row i of parity-check
matrix H, where ci represents the row weight of row i. The notation Ii denotes
a list of the column positions of non-zero entries in row i in H. The vector  =
[1; :::; N ] represents the N posterior values, one for each code symbol vi. The subset
of the posterior messages corresponding to the non-zero column positions of row i are
denoted (Ii).
The algorithm is implemented as follows:
1. Initialize i = 0, for i = 1; :::;M . Also, initialize the posterior values  = [ri; :::; rn],
where ri is the real-valued channel output for vi. Each entry in  is applied to a
uniform quantizer with quantization interval  (and clipping) for subsequent xed-
point processing using a signed, 8-bit representation.
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2. Read the extrinsic messages i and the posterior values (Ii) for row i.
3. Subtract i from (Ii) to generate prior messages  = [1; :::; ci ] = (Ii)  (Ii)
4. Decode the parity-check equation for row i. Dene  = [1; :::; ci ] and  =
[1; :::; ci ], where j = sgn[j] (the sign of j) and j = jjj. Set
ij =
 
ciY
k=1;k 6=j
k
!
:max

min
1kci;k 6=j
k   ; 0

for j = 1; :::; ci, where the oset  is a non-negative constant that is an integer multiple
of the quantization interval. (The values of  and  are chosen jointly to minimize
the error probability at some operating point of interest.)
5. Limit the maximum extrinsic updates in Step 4 to
ij = sgn

ij

:min
 jijj; 
where  is a predetermined constant that is used to limit saturation in the posteriors.
It is also an integer multiple of the quantization interval.
6. Update the posterior values for the code-symbol positions of Ii as (Ii) = + i.
7. Repeat the steps 2-6 for each row of H.
Steps 2-6 in the algorithm above are a decoding sub-iteration that updates the poste-
rior messages (Ii) corresponding to row i of H. In a single iteration, (Ii) is updated
for each row of H. The TDMP decoder goes through a xed number of iterations in
an attempt to decode a received word. At the end of the xed number of iterations a
parity-check decides if the received word is successfully decoded or not. If the decoded
word fails a parity check, a decoder failure is declared. A variation of the TDMP al-
gorithm performs parity-checks after each iteration and stops the decoding process
if the decoded word satises all the parity checks. However, a maximum number of
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iterations is allowed and a decoder failure is declared if the decoded word fails a parity
check for each iteration through the maximum number of iterations. This variation of
the TDMP algorithm is referred to as the early terminating TDMP algorithm and the
original TDMP algorithm is referred to as the regular TDMP algorithm for discussion
purposes.
When executing the TDMP algorithm on a CPU, the sub-iteration of steps
2-6 are executed sequentially for the rows of H. If a GPU is used instead, the sub-
iteration can be carried out in parallel for the set of rows that contain disjoint sets
of variable nodes. Multiple received words can also be decoded in parallel if using a
GPU.
9.3 Implementing the TDMP algorithm on a GPU
TDMP decoding of QC-LDPC codes based on circular permutation sub matri-
ces is tting to be implemented on GPUs as the computations on all the disjoint rows
can be carried out in parallel. Furthermore, multiple received words can be decoded
in parallel by assigning a separate grid of threads for each received word decoded in
parallel. Each thread in a block is responsible for computations for a set of rows that
do not have disjoint variable nodes. The computation for these disjoint rows must be
performed sequentially.
The TDMP algorithm requires only three large data arrays, namely , i and
 for each row. For faster memory access when using GPUs, all the three variables
can be stored in shared memory. Unlike the Viterbi decoder, the GPU's shared
memory is sucient to store all three variables for the TDMP algorithm. Another
large array that contains the location of the non-zero elements in the H matrix is
stored in constant memory as it is a read-only data.
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TheWiMax standard, (2304,1152) LDPC code used in the network simulations
has 6 sets of rows with each set containing 192 rows with disjoint variable nodes. Thus,
192 threads are launched with each thread being responsible for calculations of 6 rows.
The calculations for the 6 rows are carried out serially.
If the regular TDMP algorithm is implemented, each thread carries out a pre-
determined maximum number of iterations before determining if the received word
has been decoded to a valid code word (i.e., the decoder output satises all the
parity checks for the code). If early termination is used with the TDMP algorithm,
however, a single thread in each block performs all parity checks after each iteration
and stores the result in a variable shared by the entire block. All the threads in a
block (corresponding to one received word) stop the decoding process if the variable
indicates that the parity checks are successful. The blocks corresponding to other
received words that haven't passed the parity checks continue on with the decoding
process if multiple received words are being decoded in parallel.
9.4 Performance evaluation of TDMP algorithm
using CPU and GPU
The performance of the TDMP algorithm using a CPU and a GPU is compared
by considering a system that consists of a single transmitting node and a single
receiving node. An Intel Xeon E5-2665, 2.4 GHz processor is used for the CPU
simulations and a 16-core 2.7 GHz Intel Zeon E5-2680 CPU with two NVIDIA TESLA
k40 GPUs is used for the GPU simulations. Parallel decoding of multiple received
words is implemented in the GPU. For each value of the SNR, the simulation is
carried out till 1000 packets are decoded in error at the receiver. A maximum of 50
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iterations is allowed in the early terminating TDMP algorithm for each received word.
The probability of code-word error (including decoder failure) is shown in Figure 9.1
for (2304,1152) LDPC code and both regular TDMP decoding and early termination
TDMP decoding using both a CPU and a GPU. The performance of the four decoder
is nearly identical.
The time required to simulate the decoding of 1000 code words is shown in
Figure 9.2 for each of the four decoders as a function of the signal-to-noise ratio
at the receiver. The upper part of the gure illustrates the simulation time using
either regular TDMP decoding or early termination TDMP decoding with a CPU.
The early terminating TDMP algorithm requires an extra step to check the parity
of the decoded word after each iteration, and if the signal-to-noise ratio is small,
both the regular and early terminating TDMP algorithms use the maximum number
of iterations for most received words. Consequently, the early terminating TDMP
algorithm require approximately 10% more time on average than the regular TDMP
algorithm. As the signal-to-noise ratio increases, however, the average number of
iterations required with the early terminating TDMP algorithm decreases, and the
time savings more than osets the cost of performing parity checks in each iteration.
At a suciently large value of the signal-to-noise ratio, the simulation time with the
early terminating TDMP algorithm is little more than one-tenth of the simulation
time with the regular TDMP algorithm.
The same behavior is observed with the two algorithms implemented in a
GPU, as seen in the lower part of the gure. The GPU employs parallel decoding
of 300 received words in parallel. For a large signal-to-noise ratio, the early termi-
nating algorithm requires one-fourth of the time required with the regular TDMP
algorithm. The percentage reduction in the simulation time at high SNR is not as
great as occurs with the CPU because GPU programming with CUDA requires some
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constant overhead time for data transfers before and after a CUDA code is launched.
But with either type of processor, the early terminating TDMP algorithm requires
less simulation time than the regular TDMP algorithm if the signal-to-noise ratio is
greater than 0.7 dB. Thus, we will focus on the early terminating TDMP algorithm
in subsequent simulations of a network that uses LDPC coding at the physical layer.
The two parts of Figure 9.2 also provide a comparison of the simulation time
for the early terminating TDMP algorithm executed on the CPU and on the GPU. If
the signal-to-noise ratio is less than 0.7 dB, TDMP decoding with parallel decoding
on a GPU is 70 times faster than TDMP decoding on a CPU. As the signal-to-noise is
increased, the speed-up factor provided by the GPU simulation decreases to a limiting
value of 18.
The simulation time of the early terminating TDMP algorithm in a GPU is
shown in Figure 9.3 with parallel decoding of one, seven, and 300 received words.
Increasing the number of parallel received words decoded from one to seven sub-
stantially reduces the simulation time per 1000 received words for any value of the
signal-to-noise ratio. If the SNR is small, the speed-up observed is approximately
ve-fold. If the SNR is large, the speed-up is approximately 2.5-fold. Increasing the
number of parallel received words further from seven to 300 reduced the simulation
time by only about 10% if the SNR is small and negligibly if the SNR is large. Thus it
appears that the total simulation time is dominated by the overhead of data transfer
if the level of received-word parallelism is much greater than seven. It is thus an
application in which the inherently sequential parts of the algorithm are suciently
time-consuming that they do not allow eective exploitation of the full parallelism
that could otherwise be achieved with the processor.
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Figure 9.1: Packet error probability for TDMP decoding of (2304,1152) LDPC code.
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Chapter 10
Network Simulation with
GPU-Accelerated TDMP Decoding
In this chapter, we consider simulations of an ad hoc radio network (imple-
mented in ns-3) in which each link uses LDPC coding and TDMP decoding for data
packet transmissions. The throughput and simulation times are compared for CPU
implementation and GPU implementation of bit-accurate TDMP decoding as well as
with a link model using an SINR threshold. Both the small network and the large
network are considered.
Each link uses the (2304,1152) WiMax LDPC code and TDMP decoding with
early termination for data packet transmissions, and each data packet contains seven
code words transmitted consecutively on the channel. Each control packet is encoded
as a single code word of the rate-1/2 NASA-standard convolutional and is detected
using Viterbi decoding. The time-varying interference at the receiver over the du-
ration of the packet transmission is modeled by the equivalent stationary Gaussian
noise channel for both data packets and control packets.
If the GPU is used for decoding, the seven received words corresponding to a
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single data packet are decoded in parallel but decoding for dierent packets occurs
sequentially. A decoder failure for one or more code words is treated as a packet
detection failure. Each control packet contains a single convolutional code word, and
decoding for dierent control packets on GPU occurs sequentially. Selective decoding
is also used with the GPU so that decoding is not actually implemented for packets
that are overheard by third-party receivers.
10.1 Simulation of the small network with TDMP
decoding
The throughput of ow 1 of the small network is shown in Figure 10.1 if
the interfering node is located at position (0,3052) for several values of the inter-
ow distance between 1900 m and 2200 m and dierent values of the interference
probability p. Both simulation using a CPU and simulation using a GPU for TDMP
decoding are considered. It is seen that the type of processor used has little eect
on the simulated throughput. The throughput obtained with bit-accurate TDMP
decoding is compared with the throughput obtained with a SINR threshold link model
in Figures 10.2 and 10.3 for values of the SINR threshold of  = 1:5 dB and  = 1:6
dB, respectively.
The use of the SINR threshold results in simulation results with much greater
sensitivity to the network parameters than does the bit-accurate link model of TDMP
decoding. The sensitivity is particularly great in conditions of heavy interference, as
seen in the gures if the interference probability p = 0:9. The simulated throughput is
almost zero with a threshold of 1.5 dB if the inter-ow distance is 1900 m (so that the
SINR of the link is small during many link transmissions), and it under-estimates the
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0.05 Mbps throughput obtained with the bit-accurate model. In contrast, the SINR
threshold results in a modest over-estimation of the 0.21 Mbps simulated throughput
with the bit-accurate model if the inter-ow distance is large (so that the SINR is
larger during most link transmissions). A similar pattern is observed in Figure 10.6
with an SINR threshold of 1.6 dB. Similar observations also result from Figures 10.4,
10.5 and 10.6 which show the throughput of ow 1 if the interfering node is located
at position (0,3352) for values of the inter-ow distance between 1500 m and 1800 m.
Comparison of the results from the six gures indicates that an SINR threshold
of 1.5 dB results in a somewhat better approximation to the bit-accurate performance
overall. Any change in the SINR threshold results in a trade-o between the delity
of the model in conditions resulting in high SINR links and the delity of the model in
conditions resulting in low SINR links. Comparison with the results in Chapter 4 also
indicate that the inaccuracies inherent in the SINR threshold model are less signicant
in the network using the LDPC code than in the network using the convolutional
code for data packets. This is explained by considering the \waterfall curve" of the
probability of code-word error as a function of the SINR in a white Gaussian noise
channel for the two link coding methods.The LDPC code with TDMP decoding has
a steeper waterfall curve than does the convolutional code with Viterbi decoding so
that the behavior of the former more nearly exhibits an SINR threshold eect than
does the behavior of the latter.
The time required to simulate one second of network activity is shown in Table
10.1 for each of the link models. The interfering node is located at position (0,3052) if
the inter-ow distance is 1900 m and it is located at position (0,3352) if the inter-ow
distance is 1800 m in the examples. The simulation time for the small network with
early termination TDMP decoding implemented on a CPU requires more than one
second to simulate one second of network activity, whereas on a GPU it requires only
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a fraction of a second. Simulation using the SINR threshold model also requires only
a fraction of a second.
The example with an interfering node at position (0,3052) and a high interfer-
ence probability results in signicantly poorer signal quality at the receiver for most
transmissions than in the other three examples. Consequently, it results in much
lower throughput with all three models than do the the other three examples. Simu-
lation with SINR threshold model results in a simulation time that is approximately
proportional to the throughput, which is to be expected since a higher throughput
corresponds to proportionally more packet transmissions during the simulated elapsed
time and the computational cost of each test of the threshold is constant.
In contrast, the dependence of the simulation time on the two network param-
eters with the TDMP algorithm and either type of processor is more complicated.
With either processor, the higher throughput achieved with better signal quality in
the links corresponds to more packet transmissions which are simulated, which tends
to increase the simulation time (as with the SINR threshold model). Conversely,
the higher signal quality at the receiver requires fewer iterations on average for con-
vergence of the early termination TDMP algorithm, which tends to decrease the
simulation time. The use of parallel TDMP decoding in the GPU results in a decod-
ing time for each group of received code word that is determined by the worst-case
number of iterations among the received words that are decoded, however, reducing
the sensitivity of the average decoding time to the signal quality in comparison with
the sequential implementation of the decoder in the CPU. The net result is that early
termination TDMP decoding with the CPU results in a network simulation time that
show little sensitivity to the network performance but increases signicantly with
the interference probability among the four examples considered. Early termination
TDMP decoding with the GPU results in little variation in the network simulation
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time among the four examples.
10.2 Simulation of the large network with TDMP
decoding
The three link models are also considered in a simulation of the 64-node large
network in which the vertical distance between adjacent nodes is xed at 1600 m and
the horizontal distance between adjacent nodes is varied from 1500 m to 1550 m. The
network performance is measured as the throughput for the main ow as dened in
Chapter 3 for each of three network topologies and trac scenarios. In the examples
considered, the other network ows are located such that their channel reservation
(RTS/CTS) exchanges have a negligible eect on link transmission opportunities for
the main ow, though they can result in signicant multiple-access interference at
the receiver for transmissions in each link of the main ow.
On-line implementation of early terminating TDMP decoding on the CPU
is replaced by a table look-up model on the CPU decoding in order to limit the
simulation time with the model. The look-up table is generated from o-line bit-
accurate simulation of the probability of code-word error indexed by the average
SINR over the code word. The model is tested by considering its accuracy in the
small network as shown in Figures 10.7 and 10.8, which show the throughput for ow
1 of the small network with both on-line early termination TDMP decoding on a
CPU and the o-line table look-up model. Two locations for the interfering node are
considered in the examples. As seen in gure 10.7 and 10.8, the throughput with the
two models diers negligibly.
The simulated throughput in the main ow is shown in Figure 10.9 for the
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network topology main ow spanning at least three hops. The throughput with bit-
accurate early termination TDMP decoding implemented on either type of processor
is greatest if the interference activity probability q = 0 (that is, if the interfering ows
are never active). The throughput decreases slightly as the interference probability is
increased to one (so that the interfering ows are always active). The use of the SINR
threshold model with  = 1:8 dB yields very dierent simulation results, however. For
each horizontal distance less than 1550 m that is considered, the SINR at the receiver
of each node in the main ow is greater than the threshold ; thus, the model indicates
that each packet transmission is detected correctly and no link transmission errors
are reected in the model. The throughput with the SINR threshold model is greater
than 0.95 Mbps, and it is much greater than that obtained with the bit-accurate
model, regardless of the value of q.
If the horizontal distance is 1550 m, in contrast, the SINR at each receiver in
the main ow is close to the threshold  if no interferers are active. As a result, if q =
0, there is a substantive throughput in the ow with the model. As the interference
in the network increases with an increasing value of q, however, the received SINR
at each receiver on the main ow falls below the threshold with increasing frequency
so that the ow exhibits little throughput with the model. The throughput with the
SINR threshold model is 0.05 Mbps if q = 0 and decreases to almost zero as q is
increased to one. This is well below the throughput obtained with the bit-accurate
model. Changing the threshold results in a tradeo between the delity of the model
for a small horizontal distance and its delity for a large horizontal distance.
The throughput of the main ow in the network topology in which the main
ow spans at least four hops is shown in Figure 10.10, and its throughput in the
topology in which the main ow spans at least ve hops is shown in Figure 10.11. As
seen in the previous examples, the throughput with the bit-accurate TDMP algorithm
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diers negligibly depending on the type of processor used to implement it. The
throughput decreases as the interference activity probability q is increased for each
value of the horizontal distance. And as seen in the previous examples, the use of the
SINR threshold model in the network simulation results in an over-estimation of the
throughput if the horizontal distance is small, and it results in an under-estimation
of the throughput if the horizontal distance is large.
The time required to simulate one second of network activity is shown in Table
10.2. The simulation times for the three link models do not dier dramatically for a
given value of the horizontal distance and a given value of the interference activity
probability. The simulation time with the SINR threshold model is smaller than with
table look-up for bit-accurate TDMP decoding, however. The table look-up model
requires one table for each of the packet sizes used in the network. With the latter
link model, the network simulation must determine the correct table to use and then
read from the table for each link transmission simulated, whereas with the SINR
threshold model only a simple test is required. As the value of q is increased from
zero to one, interfering ows become more active in the network, which results in
the transmission of more packets in the network. Consequently, the simulation time
increases also four-fold as q is increased from zero to one with each of the three link
models.
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Figure 10.1: Throughput with TDMP decoding using a CPU and a GPU in the small
network, node E located at (0, 3052).
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Figure 10.2: Throughput with bit-accurate TDMP decoding and with SINR threshold
 = 1:5 dB in the small network, node E located at (0, 3052).
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Figure 10.3: Throughput with bit-accurate TDMP decoding and with SINR threshold
 = 1:6 dB in the small network, node E located at (0, 3052).
105
 Data generation rate (Mbps)
0 0.2 0.4 0.6 0.8 1 1.2 1.4
Th
ro
ug
hp
ut
(M
bp
s)
0.05
0.1
0.15
0.2
Bit-accurate TDMP decoding using CPU
inter-flow distance=1500m
0.2
0.3
0.4
0.5
0.6
0.7
0.8
0.9
 Data generation rate (Mbps)
0 0.2 0.4 0.6 0.8 1 1.2 1.4
Th
ro
ug
hp
ut
(M
bp
s)
0.05
0.1
0.15
0.2
Bit-accurate TDMP decoding using GPU 
inter-flow distance=1500m
0.2
0.3
0.4
0.5
0.6
0.7
0.8
0.9
 Data generation rate (Mbps)
0 0.2 0.4 0.6 0.8 1 1.2 1.4
Th
ro
ug
hp
ut
(M
bp
s)
0.1
0.12
0.14
0.16
0.18
0.2
0.22
inter-flow distance=1600m
0.2
0.3
0.4
0.5
0.6
0.7
0.8
0.9
 Data generation rate (Mbps)
0 0.2 0.4 0.6 0.8 1 1.2 1.4
Th
ro
ug
hp
ut
(M
bp
s)
0.1
0.12
0.14
0.16
0.18
0.2
0.22
inter-flow distance=1600m
0.2
0.3
0.4
0.5
0.6
0.7
0.8
0.9
 Data generation rate (Mbps)
0 0.2 0.4 0.6 0.8 1 1.2 1.4
Th
ro
ug
hp
ut
(M
bp
s)
0.1
0.12
0.14
0.16
0.18
0.2
0.22
inter-flow distance=1700m
0.2
0.3
0.4
0.5
0.6
0.7
0.8
0.9
 Data generation rate (Mbps)
0 0.2 0.4 0.6 0.8 1 1.2 1.4
Th
ro
ug
hp
ut
(M
bp
s)
0.1
0.12
0.14
0.16
0.18
0.2
0.22
inter-flow distance=1700m
0.2
0.3
0.4
0.5
0.6
0.7
0.8
0.9
 Data generation rate (Mbps)
0 0.2 0.4 0.6 0.8 1 1.2 1.4
Th
ro
ug
hp
ut
(M
bp
s)
0.1
0.12
0.14
0.16
0.18
0.2
0.22
inter-flow distance=1800m
0.2
0.3
0.4
0.5
0.6
0.7
0.8
0.9
 Data generation rate (Mbps)
0 0.2 0.4 0.6 0.8 1 1.2 1.4
Th
ro
ug
hp
ut
(M
bp
s)
0.1
0.12
0.14
0.16
0.18
0.2
0.22
inter-flow distance=1800m
0.2
0.3
0.4
0.5
0.6
0.7
0.8
0.9
Figure 10.4: Throughput with TDMP decoding using a CPU and a GPU in the small
network, node E located at (0, 3352).
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Figure 10.5: Throughput with bit-accurate TDMP decoding and with SINR threshold
 = 1:5 dB in the small network, node E located at (0, 3352).
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Figure 10.6: Throughput with bit-accurate TDMP decoding and with SINR threshold
 = 1:6 dB in the small network, node E located at (0, 3352).
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Figure 10.7: Throughput with early terminating TDMP decoding using CPU and
bit-accurate lookup table, node E located at (0, 3052).
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Figure 10.8: Throughput with early terminating TDMP decoding using CPU and
bit-accurate lookup table, node E located at (0, 3352).
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Node
E's
location
p inter-ow
distance
Link layer model Time
(s)
throughput
for flow 1
(Mbps)
(0, 3052) 0.2 1900
early terminating TDMP
decoding with CPU
2.41 0.173
early terminating TDMP
decoding with GPU
0.36 0.169
SINR threshold  = 1:5 dB 0.19 0.161
(0, 3352) 0.2 1800
early terminating TDMP
decoding with CPU
2.17 0.214
early terminating TDMP
decoding with GPU
0.35 0.215
SINR threshold  = 1:5 dB 0.23 0.215
(0, 3052) 0.9 1900
early terminating TDMP
decoding with CPU
7.24 0.046
early terminating TDMP
decoding with GPU
0.31 0.043
SINR threshold  = 1:5 dB 0.08 2.4 10 5
(0, 3352) 0.9 1800
early terminating TDMP
decoding with CPU
6.18 0.205
early terminating TDMP
decoding with GPU
0.33 0.205
SINR threshold  = 1:5 dB 0.23 0.215
Table 10.1: Time required to simulate one second of network activity.
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Figure 10.9: Throughput of main ow, main ow spanning at least 3 hops.
Horizontal distance q Link model Time (s)
1500 0
bit-accurate TDMP decoding (lookup table) 0.41
TDMP decoding with GPU 0.47
SINR threshold 0.31
1500 1
bit-accurate TDMP decoding (lookup table) 1.62
TDMP decoding with GPU 1.61
SINR threshold 1.57
1550 0
bit-accurate TDMP decoding (lookup table) 0.43
TDMP decoding with GPU 0.57
SINR threshold 0.25
1550 1
bit-accurate TDMP decoding (lookup table) 1.62
TDMP decoding with GPU 1.48
SINR threshold 1.24
Table 10.2: Time to simulate one second of elapsed time, main ow spanning at least
3 hops.
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Figure 10.10: Throughput of main ow, main ow spanning at least 4 hops.
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Figure 10.11: Throughput of main ow, main ow spanning at least 5 hops.
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Chapter 11
Conclusion
In this dissertation we have looked at dierent techniques to speed up wireless
network simulations by accelerating link-layer decoding. We focused on implementing
decoders for convolutional codes and LDPC codes in ns-3. A small network of 4 nodes
plus a jammer node and a large 64 node network has been considered for the research.
For convolutional codes the performance of three dierent decoding methods
namely oine tabular simulation, online approximations with analytical bounds and
bit-accurate parallel decoding with GPUs was examined in the simulation of the small
network. It was observed that oine tabular decoding produces identical results to
bit-accurate decoding with considerable reduction in simulation time. However, new
tables had to be generated for each new packet size that arose in the simulation
which required extra time. Replacing bit-accurate decoders with decoder perfor-
mance approximations using tighter concave Cherno bound and concave-integral
bound provided a exible option without a large increase in simulation time. At very
high and SINR values, the performance using analytical bounds were very close to the
performance of a bit-accurate decoder. At intermediate SINR values, a dierence in
performance was observed when analytical bounds were used instead of bit-accurate
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decoders. The concave-integral bound produced results closer to bit-accurate de-
coding than the tighter concave Cherno bound. However, the simulation time for
concave-integral bound was about 3 times the simulation time for tighter concave
Cherno bound. Performance of SINR threshold based decoding did not follow the
results of bit-accurate decoding. At higher SINR values, it overestimated the network
performance and at low SINR values there was no signicant communication in the
network.
Parallel decoding of convolutional codes was analyzed next. Memory opti-
mization techniques to speed up parallel decoding along with post computation data
storage and the PBVD algorithm was examined. Both the decoding techniques re-
duced the simulation time of Viterbi decoding without aecting the decoding results.
The PBVD algorithm was faster than Viterbi decoding with post computation data
storage especially for large size packets. When implemented in ns-3 for network sim-
ulation, the PBVD algorithm was further sped up using selective decoding. Selective
decoding was found to reduce the simulation time by almost 45%. Comparing the
simulation times to other link-layer models, the simulation time for PBVD algorithm
with selective decoding was larger than that for tighter concave Cherno bound and
SINR threshold based decoding but was less than that for concave integral bound.
The performance of all the ve link-layer models was also tested in the large
network. Similar conclusions could be drawn from the results obtained in the large
network. The bit-accurate regular Viterbi decoding and selective PBVD decoding
had identical performance in the large network. The decoding approximations with
analytical bounds produced results that closely follow the performance of bit-accurate
decoding at high SINR. The dierence in performance increased with the decrease in
SINR. The concave-integral bound had performance closer to bit-accurate decoding
than tighter concave Cherno bound. Similarly, the SINR threshold based decoder's
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performance did not follow the performance of a bit-accurate decoder.
Parallel decoding of LDPC codes using TDMP decoding was studied and its
performance in the small network and large network was compared with bit-accurate
TDMP decoding and SINR threshold based decoding. For the small network it was
seen that the simulation time for TDMP decoding on a CPU depended on the received
SINR. At lower SINR, the algorithm had to go through multiple iterations increasing
the simulation time. For parallel TDMP decoding, the simulation time depended
more on the number of packets received and the number of decoding attempts made
than the received SINR. The performance for both the decoding techniques were
identical to each other. SINR threshold based decoding was faster than both forms
of TDMP decoding but its performance was similar to bit-accurate decoding only at
high SINR. Similar observations were made for the large network as well. Although
SINR threshold based decoding had the smallest simulation time, parallel TDMP
decoding produced results identical to regular TDMP decoding with minimal increase
in simulation time.
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Appendix A Computation complexity of Viterbi
Algorithm
A.1 Regular Viterbi decoding for Convolutional codes
Viterbi decoding of convolutional codes is based on the trellis structure of the
code used. A rate 1=2 Convolutional code of memory order K has 2K states in each
time step, and n
2
total time steps for a packet size of n in the trellis diagram. To nd
the computational complexity of the Viterbi algorithm, the following observations
can be made:
 In each time step, the add compare select (ACS) step is performed for each state
to nd a surviving preceeding state. Thus, the ACS is performed 2K times in
each time step.
 In each ACS step, the branch metric calculation requires 4 squaring operations
and 4 subtraction operations and the path metric calculation requires further 2
additions and 1 comparison operation. Thus the total calculations done in each
time step is: 2K  4 squaring, 2K  4 subtractions, 2K  2 additions and 2K
comparisons.
 In the trace back phase, n
2
comparisons are performed to trace the correct path.
Thus the total number of computations required to decode a packet is given as:
2K  4 n
2
+ 2K  4 n
2
+ 2K  2 n
2
+ 2K  n
2
+ 2K  n
2
= 6 2K  n
Even though the value of K can increase to any value theoretically, practical
values for the memory order of a Convolutional code does not increase beyond 15.
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Thus the 2K term can be considered as a constant when computing the big O notation.
However, it cannot be ignored because 2K is a large number that signicantly eects
the complexity of the algorithm. Thus the computation complexity for the Viterbi
algorithm can be expressed as 2KO(n), i.e. the complexity increases linearly with the
increase in packet size and is also aected by the increase in memory order of the
code.
A.2 Parallel Viterbi decoding with post computation data
storage
In the parallel Viterbi decoding with post computation data storage, compu-
tations for each state are assigned to a single thread in the GPU. Each thread carries
out 4 squaring, 4 subtractions, 2 additions and 1 comparison in each time step of the
forward pass phase. Similarly for a packet size of n, a single thread carries out n
2
comparisons in the traceback phase. Thus the total number of calculations and the
computation complexity can be calculated as:
4 n
2
+ 4 n
2
+ 2 n
2
+
n
2
+
n
2
= 6n = O(n)
It can be seen that the complexity in big O notation does not change when
parallel processing is applied, however it is reduced by a factor of 2K . In the NASA
standard rate 1=2 convolutional code used in the dissertation, that amounts to an
improvement by a factor of 64.
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A.3 Parallel block based Viterbi decoding
In the PBVD algorithm, each data packet is divided into smaller blocks and
each block has 2K threads assigned to carry out Viterbi decoding independently. If
each block has a maximum of j bits, a single thread performs calculations for a
maximum of j
2
time steps in the forward pass and traceback steps. Here, the total
number of calculations per block is 4 j
2
+ 4 j
2
+ 2 j
2
+ j
2
+ j
2
= 6j.
Dividing the received packet into blocks reduces the number of calculations
in each thread. However, it cannot be assumed that there will be enough threads
to carry out the entire Viterbi decoding in parallel, especially for a large value of n.
Hence, the complexity in terms of the big O notation still remains linear with the
value of n but it is reduced by a factor of B = n
j
. In the dissertation the data packet
size is  214 and the packet is divided into block of  28 bits, resulting in a speed up
of 26. In general, if a received packet is divided into B blocks in the PBVD algorithm,
the computational complexity can be given as 1
B
O(n).
Appendix B Complexity of Viterbi decoding in ns-
3 network simulation
In a wireless network simulation in ns-3, each packet transmitted by a node
is received and decoded by all the nodes that can hear the transmission. Thus, if
there are m nodes in the network, worst case scenario, each packet can be decoded
by all the nodes in the network, i.e. m times. However, in practice only a xed
number of nodes are in the transmission range of a node, i.e. as m increases, the
network density remains the same and the number of neighboring nodes does not
increase at the same rate as m. Assuming each node has a maximum of R neighbors,
121
computational complexity of Viterbi decoding in a network simulation can be given
as:
 Regular Viterbi decoding : R m  2K O(n)
 Parallel Viterbi decoding : R m O(n)
 PBVD Algorithm : Rm
B
O(n)
If selective decoding is employed in ns-3, only the data packets destined to
a node is decoded by the node. All other data packets are assumed to be decoded
correctly and forwarded to the MAC layer where the information in the header is
used to update the NAV. Thus the complexity of the Viterbi algorithm reduces to:
 Regular Viterbi decoding : m  2K O(n)
 Parallel Viterbi decoding : m O(n)
 PBVD Algorithm : m
B
O(n)
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